參數(shù)資料
型號: SAA7219
廠商: NXP Semiconductors N.V.
英文描述: MPEG2 Transport RISC Processor(MPEG2 傳送RISC處理器)
中文描述: 的MPEG2傳輸RISC處理器(RISC的處理器的MPEG2傳送)
文件頁數(shù): 10/20頁
文件大?。?/td> 87K
代理商: SAA7219
2
1
P
P
M
S
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
_
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
JTAG and Test interface (5 pins)
TDO
178
O
3-state, 2 mA output drive
3.3 V
Test data output/Target PC output.
Real-time trace mode off. Serial output data is
shifted from JTAG instruction register to the TDO
pin on the falling edge of the TCK clock. When no
data is shifted out, TDO is 3-stated.
Real-time trace mode on. TDO provides
non-sequential program counter output at the
processor clock speed.
Test data input/Debug interrupt.
TDI
179
I
TTL input
5 V
Real-time trace mode off. Serial input data (TDI) is
shifted into the JTAG instruction register or data
register on the rising edge of the TCK clock,
depending of the TAP controller state.
Real-time trace mode on. An active LOW level at
this input sampled by TCK positive edge, is used as
interrupt to switch the real-time trace mode off
(standard JTAG).
Test mode select. This input is decoded by the TAP
controller to control test operation. Sampled on the
rising edge of TCK.
Test reset. Active LOW level for asynchronous reset
of the EJTAG module, independent of the processor
logic.
Test clock. Input clock used to shift data into or out
from the JTAG instruction or data register.
TMS
180
I
TTL input
5 V
TRST
181
I
TTL input
5 V
TCK
184
I
TTL input
5 V
EJTAG extension reserved for PR3930 (4 pins)
DSU_CLK
185
O
2 mA output drive
3.3 V
DSU clock is equivalent to the processor clock.
Captures address and data from pin TDO when PC
trace mode is on. Is 3-stated when bit 0 or 15 of the
JTAG control register is logic 0.
CPU status: debug mode, pipeline stall, occurrence
of exception
PCST0 to PCST2
186, 188 and 189
O
2 mA output drive
3.3 V
SYMBOL
PIN
I/O
BUFFER TYPE
VOLT
(1)
DESCRIPTION
相關(guān)PDF資料
PDF描述
SAA7325 Digital servo processor and Compact Disc decoder with integrated DAC (CD10 II)(具有綜合數(shù)模轉(zhuǎn)換器(DAC)的數(shù)字伺服處理器和光盤譯碼器)
SAA7326 Digital servo processor and Compact Disc decoder with integrated DAC (CD10 II)(具有綜合數(shù)模轉(zhuǎn)換器(DAC)的數(shù)字伺服處理器和光盤譯碼器)
SAA7388GP Error correction and host interface IC for CD-ROM ELM
SAA7388 Error correction and host interface IC for CD-ROM ELM
SAA7392HL Channel encoder/decoder CDR60
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAA7219HS 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:MPEG2 Transport RISC processor
SAA7220 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:DIGITAL FILTER FOR COMPACT DISC DIGITAL AUDIO SYSTEM
SAA7221 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Integrated MPEG AVGD decoders
SAA7221HS 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Integrated MPEG AVGD decoders
SAA7221HS/C1 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Integrated MPEG AVGD decoders