- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385813 > SA900BE (NXP SEMICONDUCTORS) I/Q transmit modulator PDF資料下載
參數(shù)資料
| 型號： | SA900BE |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 無繩電話/電話 |
| 英文描述： | I/Q transmit modulator |
| 中文描述： | TELECOM, CELLULAR, RF AND BASEBAND CIRCUIT, PQFP48 |
| 文件頁數(shù)： | 11/20頁 |
| 文件大小： | 191K |
| 代理商： | SA900BE |
Philips Semiconductors
Preliminary specification
SA900
I/Q transmit modulator
1997 Sept 16
11
control voltage from the VCO tank DC bias voltages. The VCO
tuning voltage is generated from the output of the PLL loop filter.
The VCO tank configuration is shown in Figure 6.
Crystal Oscillator (XO) Operation
For cellular radio applications, the SA900 will most likely utilize an
external reference TCXO in order to provide the frequency stability
necessary to operate to system requirements. The output of the
system TCXO can be AC coupled to the XTAL_1 input. However,
for applications that do not require such accuracy the XO circuit can
be configured as a Colpitts type oscillator with the addition of two
external capacitors along with the reference crystal and a trim
capacitor as shown in Figure 7.
Programmable Clock Outputs
The SA900 generates three buffered XO outputs used for external
reference signals. The XO feeds three sets of programmable
prescalers, the prescaler outputs are buffered to provide the CLK1,
CLK2 and MCLK signals. The CLK1 signal is a selectable divide 3/1
(X=1 divide 3, X=0 divide 1), 50% duty cycle, of the XO reference
signal. The CLK2 signal is a selectable divide 2/1 (Y=1 divide 2,
Y=0 divide 1), 50% duty cycle, of the XO reference signal. The
MCLK signal is a selectable divide 4/5/1 (CLKSET = V
CC
divide 4,
CLKSET = V
CC
/2 divide 5, and CLKSET = 0V divide 1), 50% duty
cycle, of the XO reference signal. MCLK is externally set by means
of the tri-level CLKSET input to provide a default master system
clock prior to programming the SA900.
Programming Operation
The SA900 is configured by means of a 3-wire input (CLOCK,
STROBE, DATA) to program the AMPS and DUAL modes, in
addition there are two power saving modes of operation, SLEEP and
STANDBY. The control logic section of the SA900 is designed using
low power CMOS logic. During SLEEP mode only the circuitry
required to provide a master clock (MCLK) to the digital portion of
the system is enabled. During the STANDBY mode of operation
MCLK, CLK1 and the TXLO and buffered LO outputs are powered
on, which may be the case when the system is in the receive only
mode. In the AMPS or DUAL operational modes all functions of the
SA900 are powered on to support receive, transmit and system
clock functions. The programming of the SA900 is identical to the
programming format of the SA7025 low-voltage 1GHz fractional-N
synthesizer, that can be used in conjunction with the SA900 to
provide the cellular radio channel selection.
The programming data is structured as a 24 bit long serial data
word; the word includes 4 address bits (dedicated 1 0 1 1) for chip
select. Data bits are shifted in on the leading edge of the clock, with
the least significant bit (LSB) first and the most significant bit (MSB)
last. Table 2 shows data word format, the 15th and last 5 bits are
not used. Figure 8 shows the chip timing diagram.
Address
A0
1
A1
0
A2
1
A3
1
Divide By N
N0
0
1
0
1
N1
0
0
1
1
Divide
6
7
8
9
AMPS/DUAL Mode
The A/D mode select enables or disables that portion of the circuitry
used for either the AMPS or DUAL mode of operation.
AD
0
1
Mode
AMPS
DUAL
Synthesizer Enable
The SE bit turns on and off the synthesizer circuitry.
SE
0
1
Operation
Disabled
Enabled
Sleep Mode 1
The SM1 bit is used to power down the TXLO buffer, the divide 3/1
prescaler and the CLK1 output buffer.
SM1
0
1
Operation
Power down
Power up (STANDBY)
Sleep Mode 2
The SM2 bit is used to power down the divide 2/1 prescaler and the
CLK2.
SM2
0
1
Operation
Power down
Power up (with
SM1=1 normal
operation)
Divide 3
X
0
1
Operation
Divide 1
Divide 3
Divide 2
Y
0
1
Operation
Divide 1
Divide 2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SA9105A | THREE PHASE UNIDIRECTIONAL POWER/ENERGY METERING IC WITH PULSE OUTPUT |
| SA9105AFA | THREE PHASE UNIDIRECTIONAL POWER/ENERGY METERING IC WITH PULSE OUTPUT |
| SA9105APA | THREE PHASE UNIDIRECTIONAL POWER/ENERGY METERING IC WITH PULSE OUTPUT |
| SA9105E | THREE PHASE UNIDIRECTIONAL POWER/ENERGY METERING IC WITH INSTANTANEOUS PULSE OUTPUT |
| SA9105EPA | THREE PHASE UNIDIRECTIONAL POWER/ENERGY METERING IC WITH INSTANTANEOUS PULSE OUTPUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SA901002DTRKG | 制造商:ON Semiconductor 功能描述: |
| SA9024 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:900 MHz transmit modulator and 1.3 GHz fractional-N synthesizer |
| SA9025 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:900 MHz transmit modulator and 2.2 GHz fractional-N synthesizer |
| SA90A | 功能描述:TVS 二極管 - 瞬態(tài)電壓抑制器 SA90A Uni-Directional RoHS:否 制造商:Vishay Semiconductors 極性:Bidirectional 工作電壓: 擊穿電壓:58.9 V 鉗位電壓:77.4 V 峰值浪涌電流:38.8 A 系列: 封裝 / 箱體:DO-214AB 最小工作溫度:- 55 C 最大工作溫度:+ 150 C |
| SA90A _AY _10001 | 制造商:PanJit Touch Screens 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。