- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359755 > S29GL01GP90FAIR12 (Spansion Inc.) 3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology PDF資料下載
參數(shù)資料
| 型號(hào)： | S29GL01GP90FAIR12 |
| 廠商： | Spansion Inc. |
| 英文描述： | 3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology |
| 中文描述： | 3.0伏只頁(yè)面模式閃存具有90納米MirrorBit工藝技術(shù) |
| 文件頁(yè)數(shù)： | 75/77頁(yè) |
| 文件大?。?/td> | 2121K |
| 代理商： | S29GL01GP90FAIR12 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)當(dāng)前第75頁(yè)第76頁(yè)第77頁(yè)
November 8, 2007 S29GL-P_00_A7
S29GL-P MirrorBit
Flash Family
75
D a t a
S h e e t
( P r e l i m i n a r y )
13. Advance Information on S29GL-R 65 nm MirrorBit Hardware
Reset (RESET#) and Power-up Sequence
Note
CE#, OE# and WE# must be at logic high during Reset Time.
Figure 13.1
Reset Timings
Note
The sum of t
RP
and t
RH
must be equal to or greater than t
RPH
.
Notes
1. V
IO
< V
CC
+ 200 mV.
2. V
IO
and V
CC
ramp must be in sync during power-up. If RESET# is not stable for 500 μs, the following conditions may occur: the device
does not permit any read and write operations, valid read operations return FFh, and a hardware reset is required.
3. Maximum V
CC
power up current is 20 mA (RESET# =V
IL
).
Figure 13.2
Power-On Reset Timings
Note
The sum of t
RP
and t
RH
must be equal to or greater than t
RPH
.
Table 13.1
Hardware Reset (RESET#)
Parameter
Description
Limit
Time
Unit
t
RPH
RESET# Low to CE# Low
Min
35
μs
t
RP
RESET# Pulse Width
Min
200
ns
RH
Time between RESET# (high) and CE# (low)
Min
200
ns
Table 13.2
Power-Up Sequence Timings
Parameter
Description
Limit
Time
Unit
t
VCS
V
CC
Setup Time to first access
Min
300
μs
t
VIOS
V
IO
Setup Time to first access
Min
300
μs
t
RPH
RESET# Low to CE# Low
Min
35
μs
t
RP
RESET# Pulse Width
Min
200
ns
t
RH
Time between RESET# (high) and CE# (low)
Min
200
ns
t
RPH
CE#
RESET#
t
RP
t
RH
CE#
V
CC
V
IO
RESET#
t
VIOS
t
VCS
t
RP
t
RH
t
RPH
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S29GL01GP90FAIV10 | 3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology |
| S29GL128P11FAIR10 | 3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology |
| S29GL128P11FAIR12 | 3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology |
| S29GL128P11FFI010 | 3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology |
| S29GL128P11FFI012 | 3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S29GL01GP90FAIV10 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology |
| S29GL01GP90FAIV12 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology |
| S29GL01GP90FFI010 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology |
| S29GL01GP90FFI012 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology |
| S29GL01GP90FFIR10 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。