- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374653 > S29AL016M10BAI022 (SPANSION LLC) Successive Approximation Registers; Package: PDIP-16; No of Pins: 16; Container: Rail; Qty per Container: 500 PDF資料下載
參數(shù)資料
| 型號： | S29AL016M10BAI022 |
| 廠商： | SPANSION LLC |
| 元件分類： | DRAM |
| 英文描述： | Successive Approximation Registers; Package: PDIP-16; No of Pins: 16; Container: Rail; Qty per Container: 500 |
| 中文描述： | 1M X 16 FLASH 3V PROM, 100 ns, PBGA48 |
| 封裝： | 6 X 8 MM, FBGA-48 |
| 文件頁數(shù)： | 11/59頁 |
| 文件大?。?/td> | 1917K |
| 代理商： | S29AL016M10BAI022 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
April 21, 2004 S29AL016M_00A4
S29AL016M
12
The internal state machine is set for reading array data upon device power-up,
or after a hardware reset. This ensures that no spurious alteration of the mem-
ory content occurs during the power transition. No command is necessary in
this mode to obtain array data. Standard microprocessor read cycles that as-
sert valid addresses on the device address inputs produce valid data on the
device data outputs. The device remains enabled for read access until the com-
mand register contents are altered.
See
“Reading Array Data”
for more information. Refer to the AC
Read Operations
table for timing specifications and to
Figure 13
for the timing diagram. I
CC1
in the
DC Characteristics table represents the active current specification for reading
array data.
Writing Commands/Command Sequences
To write a command or command sequence (which includes programming data
to the device and erasing sectors of memory), the system must drive WE# and
CE# to V
IL
, and OE# to V
IH
.
For program operations, the BYTE# pin determines whether the device accepts
program data in bytes or words. Refer to
“Word Configuration”
for more
information.
The device features an
Unlock Bypass
mode to facilitate faster programming.
Once the device enters the Unlock Bypass mode, only two write cycles are re-
quired to program a word or byte, instead of four. The
“Word Program Command
Sequence”
section has details on programming data to the device using both
standard and Unlock Bypass command sequences.
An erase operation can erase one sector, multiple sectors, or the entire device.
Tables 2 and 3 indicate the address space that each sector occupies. A “sector
address” consists of the address bits required to uniquely select a sector. The
“Command Definitions”
section has details on erasing a sector or the entire chip,
or suspending/resuming the erase operation.
After the system writes the autoselect command sequence, the device enters the
autoselect mode. The system can then read autoselect codes from the internal
register (which is separate from the memory array) on DQ7–DQ0. Standard read
cycle timings apply in this mode. Refer to the
“Autoselect Mode”
and
“Autoselect
Command Sequence”
sections for more information.
I
CC2
in the DC Characteristics table represents the active current specification for
the write mode. The
“AC Characteristics”
section contains timing specification ta-
bles and timing diagrams for write operations.
Program and Erase Operation Status
During an erase or program operation, the system may check the status of the
operation by reading the status bits on DQ7–DQ0. Standard read cycle timings
and I
CC
read specifications apply. Refer to
“Write Operation Status”
for more in-
formation, and to
“AC Characteristics”
for timing diagrams.
Standby Mode
When the system is not reading or writing to the device, it can place the device
in the standby mode. In this mode, current consumption is greatly reduced, and
the outputs are placed in the high impedance state, independent of the OE#
input.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S29AL016M10BAI023 | Successive Approximation Registers; Package: PDIP-16; No of Pins: 16; Container: Rail; Qty per Container: 500 |
| S29AL016M10BAIR10 | Successive Approximation Registers; Package: SO-16 WB; No of Pins: 16; Container: Tape and Reel; Qty per Container: 1000 |
| S29AL016M10BAIR12 | Successive Approximation Registers; Package: SO-16 WB; No of Pins: 16; Container: Tape and Reel; Qty per Container: 1000 |
| S29AL016M10BAIR13 | Quad 2-Channel Analog Multiplexer/Demultiplexer; Package: PDIP-16; No of Pins: 16; Container: Rail; Qty per Container: 500 |
| S29AL016M10BAIR20 | Quad 2-Channel Analog Multiplexer/Demultiplexer; Package: PDIP-16; No of Pins: 16; Container: Rail; Qty per Container: 500 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S29AL016M10BAI023 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:16 MEGABIT (2M X 8 BIT / I M X 16 BIT) 3.0 VOLT ONLY BOOT SECTOR FLASH MEMORY |
| S29AL016M10BAIR10 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:16 Megabit (2 M x 8-Bit/1 M x 16-Bit) 3.0 Volt-only Boot Sector Flash Memory Featuring MirrorBit⑩ Technology |
| S29AL016M10BAIR12 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:16 MEGABIT (2M X 8 BIT / I M X 16 BIT) 3.0 VOLT ONLY BOOT SECTOR FLASH MEMORY |
| S29AL016M10BAIR13 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:16 Megabit (2 M x 8-Bit/1 M x 16-Bit) 3.0 Volt-only Boot Sector Flash Memory Featuring MirrorBit⑩ Technology |
| S29AL016M10BAIR20 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:16 MEGABIT (2M X 8 BIT / I M X 16 BIT) 3.0 VOLT ONLY BOOT SECTOR FLASH MEMORY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。