- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374649 > S25FL004AOLNFI001 (Spansion Inc.) 4-Megabit CMOS 3.0 Volt Flash Memory with 50 Mhz SPI Bus Interface PDF資料下載
參數(shù)資料
| 型號(hào)： | S25FL004AOLNFI001 |
| 廠商： | Spansion Inc. |
| 英文描述： | 4-Megabit CMOS 3.0 Volt Flash Memory with 50 Mhz SPI Bus Interface |
| 中文描述： | 4兆位閃存的CMOS 3.0伏，50赫茲SPI總線接口內(nèi)存 |
| 文件頁數(shù)： | 19/39頁 |
| 文件大小： | 945K |
| 代理商： | S25FL004AOLNFI001 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
March 28, 2005 S25FL004A_00_A1
S25FL Family (Serial Peripheral Interface) S25FL004A
17
A d v a n c e I n f o r m a t i o n
Read Status Register (RDSR)
The Read Status Register (RDSR) instruction allows the Status Register to be
read. The Status Register may be read at any time, even while a Program, Erase,
or Write Status Register cycle is in progress. When one of these cycles is in
progress, it is recommended to check the Write In Progress (WIP) bit before
sending a new instruction to the device. It is also possible to read the Status Reg-
ister continuously, as shown in
Figure 6
.
Figure 6. Read Status Register (RDSR) Instruction Sequence
Figure 7. Status Register Format
The status and control bits of the Status Register are as follows:
SRWD bit:
The Status Register Write Disable (SRWD) bit is operated in conjunc-
tion with the Write Protect (W#) signal. The Status Register Write Disable
(SRWD) bit and Write Protect (W#) signal allow the device to be put in the Hard-
ware Protected mode (when the Status Register Write Disable (SRWD) bit is set
to 1, and Write Protect (W#) is driven Low). In this mode, the non-volatile bits
of the Status Register (SRWD, BP2, BP1, BP0) become read-only bits and the
Write Status Register (WRSR) instruction is no longer accepted for execution.
BP2, BP1, BP0 bits:
The Block Protect (BP2, BP1, BP0) bits are non-volatile.
They define the area size to be software protected against Program and Erase in-
structions. These bits are written with the Write Status Register (WRSR)
instruction. When one or both of the Block Protect (BP2, BP1, BP0) bits is set to
1, the relevant memory area (as defined in
Table 2, on page 11
) becomes pro-
tected against Page Program (PP), and Sector Erase (SE) instructions. The Block
Protect (BP2, BP1, BP0) bits can be written provided that the Hardware Protected
mode has not been set. The Bulk Erase (BE) instruction is executed if, and only
if, all Block Protect (BP2, BP1, BP0) bits are 0.
Instruction
High Impedance
MSB
MSB
Status Register Out
Status Register Out
0
15
14
12
11
10
9
8
7
6
5
4
3
2
1
7 6 5
4
3
2
1 0
7
6 5 4
3
2
1
0
7
SO
SI
SCK
CS#
13
Status Register Write Disable
Block Protect Bits
Write Enable Latch Bit
Write In Progress Bit
SRWD
0
0
BP1
BP0
WEL
WIP
b7
b0
BP2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S25FL004AOLNFI002 | 4-Megabit CMOS 3.0 Volt Flash Memory with 50 Mhz SPI Bus Interface |
| S25FL004AOLNFI003 | 4-Megabit CMOS 3.0 Volt Flash Memory with 50 Mhz SPI Bus Interface |
| S25FL004AOLNAI002 | 4-Megabit CMOS 3.0 Volt Flash Memory with 50 Mhz SPI Bus Interface |
| S25FL004AOLNAI003 | 4-Megabit CMOS 3.0 Volt Flash Memory with 50 Mhz SPI Bus Interface |
| S25FL004AOLNFI000 | 4-Megabit CMOS 3.0 Volt Flash Memory with 50 Mhz SPI Bus Interface |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S25FL004AOLNFI002 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:4-Megabit CMOS 3.0 Volt Flash Memory with 50 Mhz SPI Bus Interface |
| S25FL004AOLNFI003 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:4-Megabit CMOS 3.0 Volt Flash Memory with 50 Mhz SPI Bus Interface |
| S25FL004D | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:4 Megabit CMOS 3.0 Volt Flash Memory with 50 Mhz SPI Bus Interface |
| S25FL004D0FMFI | 制造商:Spansion 功能描述: |
| S25FL004D0LMAI011 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:4 Megabit CMOS 3.0 Volt Flash Memory with 50 Mhz SPI Bus Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。