參數(shù)資料
型號： S25FL004AOLMFI002
廠商： Spansion Inc.
英文描述： 4-Megabit CMOS 3.0 Volt Flash Memory with 50 Mhz SPI Bus Interface
中文描述： 4兆位閃存的CMOS 3.0伏，50赫茲SPI總線接口內(nèi)存
文件頁數(shù)： 22/39頁
文件大?。?/td> 945K
代理商： S25FL004AOLMFI002
20
S25FL Family (Serial Peripheral Interface) S25FL004A
S25FL004A_00_A1 March 28, 2005
A d v a n c e I n f o r m a t i o n
The device is first selected by driving Chip Select (CS#) Low. The instruction code
for the Read Data Bytes (READ) instruction is followed by a 3-byte address (A23-
A0), each bit being latched-in during the rising edge of Serial Clock (SCK). Then
the memory contents, at that address, are shifted out on Serial Data Output
(SO), each bit being shifted out, at a frequency f
SCK
, during the falling edge of
Serial Clock (SCK).
The instruction sequence is shown in
Figure 9
. The first byte addressed can be at
any location. The address automatically increments to the next higher address
after each byte of data is shifted out. The whole memory can, therefore, be read
with a single Read Data Bytes (READ) instruction. When the highest address is
reached, the address counter rolls over to 00000h, allowing the read sequence to
be continued indefinitely.
The Read Data Bytes (READ) instruction is terminated by driving Chip Select
(CS#) High. Chip Select (CS#) can be driven High at any time during data output.
Any Read Data Bytes (READ) instruction, while a Program, Erase, or Write cycle
is in progress, is rejected without having any effect on the cycle that is in
progress.
Figure 9. Read Data Bytes (READ) Instruction Sequence
Read Data Bytes at Higher Speed (FAST_READ)
The FAST_READ instruction reads the memory at the specified SCK frequency
(f
SCK
) with a maximum speed of 50 MHz. The device is first selected by driving
Chip Select (CS#) Low. The instruction code for (FAST_READ) instruction is fol-
lowed by a 3-byte address (A23-A0) and a dummy byte, each bit being latched-
in during the rising edge of Serial Clock (SCK). Then the memory contents, at that
address, are shifted out on Serial Data Output (SO), each bit being shifted out,
at a maximum frequency F
SCK
, during the falling edge of Serial Clock (SCK).
The instruction sequence is shown in
Figure 10, on page 21
. The first byte ad-
dressed can be at any location. The address automatically increments to the next
higher address after each byte of data is shifted out. The whole memory can,
therefore, be read with a single (FAST_READ) instruction. When the highest ad-
dress is reached, the address counter rolls over to 00000h, allowing the read
sequence to be continued indefinitely.
Instruction
24-Bit Address
High Impedance
MSB
MSB
Data Out 1
Data Out 2
0
31
3
33
3
35 36
3 3 3
30
2
28
10
9
8
7
6
5
4
3
2
1
7
6
5
23
2221
4
3 2
1
0
3 2
1
0
7
SO
SI
SCK
CS#
相關(guān)PDF資料
PDF描述
S25FL004AOLMFI003 4-Megabit CMOS 3.0 Volt Flash Memory with 50 Mhz SPI Bus Interface
S25FL004AOLNAI000 4-Megabit CMOS 3.0 Volt Flash Memory with 50 Mhz SPI Bus Interface
S25FL004AOLNAI001 4-Megabit CMOS 3.0 Volt Flash Memory with 50 Mhz SPI Bus Interface
S25FL008A 8-Megabit CMOS 3.0 Volt Flash Memory with 50 MHz SPI (Serial Peripheral Interface) Bus
S25FL008A0LMAI000 8-Megabit CMOS 3.0 Volt Flash Memory with 50 MHz SPI (Serial Peripheral Interface) Bus
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S25FL004AOLMFI003 制造商:SPANSION 制造商全稱:SPANSION 功能描述:4-Megabit CMOS 3.0 Volt Flash Memory with 50 Mhz SPI Bus Interface
S25FL004AOLNAI000 制造商:SPANSION 制造商全稱:SPANSION 功能描述:4-Megabit CMOS 3.0 Volt Flash Memory with 50 Mhz SPI Bus Interface
S25FL004AOLNAI001 制造商:SPANSION 制造商全稱:SPANSION 功能描述:4-Megabit CMOS 3.0 Volt Flash Memory with 50 Mhz SPI Bus Interface
S25FL004AOLNAI002 制造商:SPANSION 制造商全稱:SPANSION 功能描述:4-Megabit CMOS 3.0 Volt Flash Memory with 50 Mhz SPI Bus Interface
S25FL004AOLNAI003 制造商:SPANSION 制造商全稱:SPANSION 功能描述:4-Megabit CMOS 3.0 Volt Flash Memory with 50 Mhz SPI Bus Interface
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*