- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385792 > S24022 (Summit Microelectronics, Inc.) Precision RESET Controller and 2K I2C Memory With Both RESET and RESET Outputs PDF資料下載
參數(shù)資料
| 型號(hào)： | S24022 |
| 廠商： | Summit Microelectronics, Inc. |
| 英文描述： | Precision RESET Controller and 2K I2C Memory With Both RESET and RESET Outputs |
| 中文描述： | 精密復(fù)位控制器和2K的I2C既復(fù)位和復(fù)位輸出記憶 |
| 文件頁(yè)數(shù)： | 4/14頁(yè) |
| 文件大?。?/td> | 94K |
| 代理商： | S24022 |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
4
S24022/S24023
2010 1.4 5/3/98
FIGURE 3. ACKNOWLEDGE RESPONSE FROM RECEIVER
CHARACTERISTICS OF THE I
2
C BUS
General Description
The I
2
C bus was designed for two-way, two-line serial
communication between different integrated circuits. The
two lines are: a serial data line (SDA), and a serial clock
line (SCL). The SDA line must be connected to a positive
supply by a pull-up resistor, located somewhere on the
bus (See Figure 1). Data transfer between devices may
be initiated with a START condition only when SCL and
SDA are HIGH (bus is not busy).
Input Data Protocol
One data bit is transferred during each clock pulse. The
data on the SDA line must remain stable during clock
HIGH time, because changes on the data line while SCL
is HIGH will be interpreted as start or stop condition, refer
to Figure 10.
START and STOP Conditions
When both the data and clock lines are HIGH, the bus is
said to be not busy. A HIGH-to-LOW transition on the data
line, while the clock is HIGH, is defined as the “START”
condition. A LOW-to-HIGH transition on the data line,
while the clock is HIGH, is defined as the “STOP” condi-
tion (See Figure 2).
DEVICE OPERATION
The S24022/23 is a 2,048-bit serial E
2
PROM. The device
supports the I
2
C bidirectional data transmission protocol.
The protocol defines any device that sends data onto the
bus as a “transmitter” and any device which receives data
as a “receiver.” The device controlling data transmission
is called the “master” and the controlled device is called
the “slave.” In all cases, the S24022/23 will be a “slave”
device, since it never initiates any data transfers.
FIGURE 4. SLAVE ADDRESS BYTE
Acknowledge (ACK)
Acknowledge is a software convention used to indicate
successful data transfers. The transmitting device, either
the master or the slave, will release the bus after transmit-
ting eight bits. During the ninth clock cycle, the receiver
will pull the SDA line LOW to ACKnowledge that it re-
ceived the eight bits of data (See Figure 3).
The S24022/23 will respond with an ACKnowledge after
recognition of a START condition and its slave address
byte. If both the device and a write operation are selected,
the S24022/23 will respond with an ACKnowledge after
the receipt of each subsequent 8-bit word.
In the READ mode, the S24022/23 transmits eight bits of
data, then releases the SDA line, and monitors the line for
an ACKnowledge signal. If an ACKnowledge is detected,
and no STOP condition is generated by the master, the
S24022/23 will continue to transmit data. If an
ACKnowledge is not detected, the S24022/23 will termi-
nate further data transmissions and awaits a STOP condi-
tion before returning to the standby power mode.
Device Addressing
Following a start condition the master must output the
address of the slave it is accessing. The most significant
four bits of the slave address are the device type identifier
(see figure 4). For the S24022/23 this is fixed as 1010[B].
The next three bits are don’t care.
SCL from
Master
Data Output
from
Transmitter
Data Output
from
Receiver
Start
Condition
ACKnowledge
t
AA
t
AA
1
8
9
2010 ILL6 1.0
1 0 1 0
X X X R/W
DEVICE
IDENTIFIER
DON’T CARE
2010 ILL7 1.0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S25FL001D0FNAI013 | 2 Megabit, 1 Megabit CMOS 3.0 Volt Flash Memory with 25 MHz SPI Bus Interface |
| S25FL001D0FNFI001 | 2 Megabit, 1 Megabit CMOS 3.0 Volt Flash Memory with 25 MHz SPI Bus Interface |
| S25XXXH | SCR |
| S2516MH | SCR |
| S29GL032A30FFI012 | 64 Megabit, 32 Megabit, and 16 Megabit 3.0-Volt only Page Mode Flash Memory Featuring 200 nm MirrorBit Process Technology |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S24022S2.7 | 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Precision RESET Controller and 4K I2C Memory With Both RESET and RESET Outputs |
| S24022S2.7T | 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Precision RESET Controller and 4K I2C Memory With Both RESET and RESET Outputs |
| S24022SA | 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Precision RESET Controller and 4K I2C Memory With Both RESET and RESET Outputs |
| S24022SAT | 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Precision RESET Controller and 4K I2C Memory With Both RESET and RESET Outputs |
| S24022SB | 制造商:SUMMIT 制造商全稱:SUMMIT 功能描述:Precision RESET Controller and 4K I2C Memory With Both RESET and RESET Outputs |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。