II-18
EPSON
S1C62440/624A0/624C0/62480 TECHNICAL SOFTWARE
CHAPTER 4: DATA MEMORY
Table 4.2.1(e) I/O data memory map (F7AH–F7EH)
Table 4.2.1(f) I/O data memory map (FC0H–FFFH)
Address
Comment
Register
D3
D2
D1
D0
Name
Init
1
0
*1
F7DH
IOC0
R/W
IOC3
IOC2
IOC1
IOC0
0
I/O control (P30–P33)
I/O control (P20–P23)
I/O control (P10–P13)
I/O control (P00–P03)
Output
Input
IOC1
IOC2
IOC3
F7EH
PUP0
R/W
PUP3
PUP2
PUP1
PUP0
0
I/O pull up resistor On/Off (P30–P33)
I/O pull up resistor On/Off (P20–P23)
I/O pull up resistor On/Off (P10–P13)
I/O pull up resistor On/Off (P00–P03)
Off
On
PUP1
PUP2
PUP3
F7AH
SCS0
SCTRG
SEN
SCS1
SCS0
–
0
Serial interface clock trigger
Serial interface clock edge selection
Trigger
SCS1
R/W
SEN
SCTRG
W
F7BH
HZR0
R/W
HZR3
HZR2
HZR1
HZR0
0
R30–R33 output high-impedance control
R20–R23 output high-impedance control
R10–R13 output high-impedance control
R00–R03 output high-impedance control
Output
High-Z
HZR1
HZR2
HZR3
F7CH
PICON
R/W
0
HZCS
ADINC
PICON
–
0
–
0
CS0–CS3 output high-impedance control
Output
Increment
Auto Inc.
High-Z
–
Normal
ADINC
W
HZCS
R/W
0
R
*2
*3
*3, 4, 6
Serial interface clock mode selection
–
*5, 7
*4, 7
External memory address increment (A0–A13)
External memory address auto increment mode
*3
*6
*3
*6
Address
Comment
Register
D3
D2
D1
D0
Name
Init
1
0
*1
FC0H
FFEH
P00
R/W
P03
P02
P01
P00
X
I/O port (P03) / External memory data bus (D3)
I/O port (P02) / External memory data bus (D2)
I/O port (P01) / External memory data bus (D1)
I/O port (P00) / External memory data bus (D0)
High
Low
P01
P02
P03
P10
R/W
P13
P12
P11
P10
X
I/O port (P13) / External memory data bus (D7)
I/O port (P12) / External memory data bus (D6)
I/O port (P11) / External memory data bus (D5)
I/O port (P10) / External memory data bus (D4)
High
Low
P11
P12
P13
*2
(even)
FC1H
FFFH
*3
(odd)
*3
*
1 Initial value following initial reset
*
2 Not set in the circuit
*
3 Always "0" when being read
*
4 These control bits are only valid during selection of external memory/address output
as output port option
*
5 These control bits are only valid during selection of external memory/chip select
output as I/O port option
*
6 In the S1C62440, it is a register that becomes invalid and during reading it is always "0"
*
7 In the S1C62440, it is used as a general purpose register that does not have a function
*
1 Initial value following initial reset
*
2 Undefined
*
3 Image area of I/O ports (P00–P03, P10–P13) .... S1C624A0/4C0/480 only
See 6.14, "External Memory Access (S1C624A0/4C0/480)"