- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369586 > RH8053GC021512 Microprocessor PDF資料下載
參數(shù)資料
| 型號(hào)： | RH8053GC021512 |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁數(shù)： | 18/81頁 |
| 文件大?。?/td> | 598K |
| 代理商： | RH8053GC021512 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁
Mobile Intel
Celeron Processor (0.18μ) in BGA2 and Micro-PGA2 Packages
Datasheet
Order Number#249563-001
18
3.
Electrical Specifications
3.1
Processor System Signals
Table 6 lists the processor system signals by type. All GTL+ signals are synchronous with the
BCLK signal. All TAP signals are synchronous with the TCK signal except TRST#. All CMOS
input signals can be applied asynchronously.
Table 6. System Signal Groups
Group Name
Signals
GTL+ Input
BPRI#, DEFER#, RESET#, RS[2:0]#, RSP#, TRDY#
GTL+ Output
PRDY#
GTL+ I/O
A[35:3]#, ADS#, AERR#, AP[1:0]#, BERR#, BINIT#, BNR#, BP[3:2]#,
BPM[1:0]#, BREQ0#, D[63:0]#, DBSY#, DEP[7:0]#, DRDY#, HIT#, HITM#,
LOCK#, REQ[4:0]#, RP#
1.5V CMOS Input
2
A20M#, FLUSH#, IGNNE#, INIT#, LINT0/INTR, LINT1/NMI, PREQ#, SLP#,
SMI#, STPCLK#
2.5V CMOS Input
1, 3
3.3V CMOS Input
4
1.5V Open Drain Output
2
Clock
3
APIC Clock
3
APIC I/O
2
PWRGOOD
BSEL[1:0]
FERR#, IERR#
BCLK
PICCLK
PICD[1:0]
Thermal Diode
TAP Input
2
TAP Output
2
Power/Other
5
THERMDA, THERMDC
TCK, TDI, TMS, TRST#
TDO
CLKREF, CMOSREF, EDGECTRLP, NC, PLL1, PLL2, RSVD, RTTIMPEDP,
TESTHI, TESTLO[2:1], V
CC
, V
CCT
, VID[4:0], V
REF
, V
SS
NOTES:
1.
2.
3.
4.
5.
See Section 8.1 for information on the PWRGOOD signal.
These signals are tolerant to 1.5V only. See Table 7 for the recommended pull-up resistor.
These signals are tolerant to 2.5V only. See Table 7 for the recommended pull-up resistor.
These signals are tolerant to 3.3V only.
VCC is the power supply for the core logic.
PLL1 and PLL2 are the power supply for the PLL analog section.
VCCT is the power supply for the system bus buffers.
VREF is the voltage reference for the GTL+ input buffers.
VSS is system ground.
The CMOS, APIC, and TAP inputs can be driven from ground to 1.5V. BCLK, PICCLK, and
PWRGOOD can be driven from ground to 2.5V. The APIC data and TAP outputs are Open-drain
and should be pulled up to 1.5V using resistors with the values shown in Table 7. If Open-drain
drivers are used for input signals, then they should also be pulled up to the appropriate voltage
using resistors with the values shown in Table 7.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RH8053GC025512 | Microprocessor |
| RH8053GC029512 | Microprocessor |
| RH8053GC033512 | Microprocessor |
| BXYP14 | BXYP14 - Waraktor |
| BXYP26 | Octal D-type flip flop with clear |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RH80554RC009512 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述: |
| RH80554RC021512 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Intel 功能描述: |
| RH9711 | 制造商:Thomas & Betts 功能描述:Ring Tongue Terminal 54.35mm 19.55mm Electro-Tin |
| RH9731 | 制造商:Thomas & Betts 功能描述:Ring Tongue Terminal 54.35mm 19.55mm Electro-Tin |
| RH9731U | 制造商:Thomas & Betts 功能描述:Ring Tongue Terminal 54.35mm 19.55mm Electro-Tin |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。