- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373273 > RH80532GC029512 Microprocessor PDF資料下載
參數(shù)資料
| 型號(hào)： | RH80532GC029512 |
| 元件分類(lèi)： | 微處理器 |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁(yè)數(shù)： | 38/93頁(yè) |
| 文件大?。?/td> | 2353K |
| 代理商： | RH80532GC029512 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)當(dāng)前第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)
Mobile Intel
Pentium
4 Processor-M
38
Datasheet
250686-002
NOTES:
1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.
2. Not 100% tested. Specified by design characterization.
3. All AC timings for the TAP signals are referenced to the TCK signal at 0.5*V
at the processor pins. All TAP
signal timings (TMS, TDI, etc) are referenced at 0.5*V
at the processor pins.
4. Rise and fall times are measured from the 20% to 80% points of the signal swing.
5. Referenced to the rising edge of TCK.
6. Referenced to the falling edge of TCK.
7. Specifications for a minimum swing defined between TAP V
T-
to V
T+
. This assumes a minimum edge rate of
0.5 V/ns
8. TRST# must be held asserted for 2 TCK periods to be guaranteed that it is recognized by the processor.
9. It is recommended that TMS be asserted while TRST# is being deasserted.
Table 24. ITPCLKOUT[1:0] AC Specifications
NOTES:
1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.
2. These parameters are not tested and are based on design simulations.
3. This delay is from rising edge of BCLK0 to the falling edge of ITPCLK0.
Table 23. TAP Signals AC Specifications
Parameter
Min
Max
Unit
Figure
Notes
1,2,3
T55: TCK Period
60.0
ns
9
T56: TCK Rise Time
10.0
ns
9
4
T57: TCK Fall Time
10.0
ns
9
4
T58: TMS Rise Time
8.5
ns
9
4
T59: TMS Fall Time
8.5
ns
9
4, 9
T61: TDI Setup Time
0
ns
21
5, 7
T62: TDI Hold Time
3
ns
21
5, 7
T63: TDO Clock to Output Delay
3.5
ns
21
6
T64: TRST# Assert Time
2
TCK
18
8, 9
Parameter
Min
Typ
Max
Unit
Figure
Notes
1,2
T65: ITPCLKOUT Delay
400
560
ps
22
3
T66: Slew Rate
2
8
V/ns
T67: ITPCLKOUT[1:0] High
Time
3.89
5
6.17
ns
T68: ITPCLKOUT[1:0] Low
Time
3.89
5
6.17
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RH80532GC033512 | Microprocessor |
| RH80532NC017256 | Microprocessor |
| RH80532NC021256 | Microprocessor |
| RH80532NC025256 | Microprocessor |
| RH80532NC029256 | Microprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RH80532GC029512S L6FG | 功能描述:IC PENTIUM 4 1.7GHZ UFC-PGA RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:60 系列:SCC 處理器類(lèi)型:Z380 特點(diǎn):全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類(lèi)型:表面貼裝 封裝/外殼:144-LQFP 供應(yīng)商設(shè)備封裝:144-LQFP 包裝:托盤(pán) |
| RH80532GC029512S L6V6 | 制造商:Intel 功能描述:MPU Pentium? 4 Processor-M 0.13um 1.7GHz 478-Pin uFCPGA |
| RH80532GC029512SL6V6 | 制造商:Intel 功能描述:MPU Pentium 4 Processor-M 0.13um 1.7GHz 478-Pin uFCPGA |
| RH80532GC033512 | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Microprocessor |
| RH80532GC049512 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。