參數(shù)資料
型號: RD74LVC2G125WPE
元件分類: 門電路
英文描述: LVC/LCX/Z SERIES, DUAL 2-INPUT NON-INVERT GATE, BGA8
封裝: 0.70 X 1.50 MM, 0.40 MM PITCH, 0.40 MM HEIGHT, FBGA-8
文件頁數(shù): 6/6頁
文件大小: 2025K
代理商: RD74LVC2G125WPE
RD74LVC2G125
Rev.1.00 Jul 26, 2006 page 6 of 7
Test Circuit
OPEN
TEST
S1
VTT
S1
CL
RL
GND
t
/ t
PLH
PHL
t
/ t
ZH
HZ
t
/ t
ZL
LZ
1.8±0.15
2.5±0.2
3.3±0.3
5.0±0.5
Input
VCC (V)
VCC
2
× VCC
2
× VCC
6 V
2
× VCC
VCC / 2
1.5 V
VCC / 2
VCC
VI
Vref
CL
RL
V
VTT
tr / tf
500
0.15 V
0.3 V
500
500
1.0 k
Load circuit
From Output
≤ 2 ns
≤ 2.5 ns
30 pF
50 pF
Vref
VI
0 V
t PLH
V
t PHL
OH
VOL
Input A
Output Y
VOH
VOL
Input
OE
Vref
VOH – V
VOL + V
Vref
VI
VOH
0 V
VOL
t HZ
t LZ
t ZH
t ZL
Output Y
(Waveform – A)
Output Y
(Waveform – B)
Notes: 1. CL includes probe and jig capacitance.
2. Waveform–A is for an output with internal conditions such that the output is low except
when disabled by the output control.
3. Waveform–B is for an output with internal conditions such that the output is high except
when disabled by the output control.
4. All input pulses are supplied by generators having the following characteristics:
PRR
≤ 10MHz, Zo = 50 .
5. The output are measured one at a time with one transition per measurement.
相關(guān)PDF資料
PDF描述
RD74LVC2G32WPE LVC/LCX/Z SERIES, DUAL 2-INPUT OR GATE, PBGA8
RD74LVC32BFPEL LVC/LCX/Z SERIES, QUAD 2-INPUT OR GATE, PDSO14
RD74LVC373BTELL LVC/LCX/Z SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20
RD74VT1G00CLE 74V SERIES, 2-INPUT NAND GATE, PBGA6
RD74VT1G126CLE LV/LV-A/LVX/H SERIES, 1-BIT DRIVER, TRUE OUTPUT, BGA6
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RD74LVC2G17 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Dual Schmitt-trigger Buffers
RD74LVC2G17WPE 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Dual Schmitt-trigger Buffers
RD74LVC2G32 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Dual 2-input OR Gate
RD74LVC2G32WPE 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Dual 2-input OR Gate
RD74LVC32B 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Quad. 2-input OR Gates