參數(shù)資料
型號: QL4058-0PQ240C
廠商: QUICKLOGIC CORP
元件分類: FPGA
英文描述: FPGA, 1008 CLBS, 131328 GATES, PQFP240
封裝: 32 X 32 MM, 3.40 MM HEIGHT, PLASTIC, QFP-240
文件頁數(shù): 2/45頁
文件大?。?/td> 1332K
代理商: QL4058-0PQ240C
2007 QuickLogic Corporation
QuickRAM Family Data Sheet Rev. M
10
Power-Up Sequencing
Figure 8: Power-Up Requirements
When powering up a device, the VCC/VCCIO rails must take 400 s or longer to reach the maximum value
(refer to Figure 7).
NOTE: Ramping V
CC/VCCIO to the maximum voltage faster than 400 s can cause the device to behave
improperly.
For users with a limited power budget, keep (VCCIO -VCC)MAX ≤ 500 mV when ramping up the power supply.
Volt
a
ge
V
CCIO
V
CC
(V
CCIO -VCC)MAX
Time
400 us
V
CC
相關(guān)PDF資料
PDF描述
QL4058-1PQ240C FPGA, 1008 CLBS, 131328 GATES, PQFP240
QL4058-2PQ240I FPGA, 1008 CLBS, 131328 GATES, PQFP240
QL4058-3PQ240C FPGA, 1008 CLBS, 131328 GATES, PQFP240
QL4058-3PQ240I FPGA, 1008 CLBS, 131328 GATES, PQFP240
QL4016-0CF100C FPGA, 320 CLBS, 61280 GATES, CQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
QL4058-0PQ240I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM
QL4058-0PQ240M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM
QL4058-1PB456C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM
QL4058-1PB456I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM
QL4058-1PB456M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM