- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296938 > QL3040-1PB456M Field Programmable Gate Array (FPGA) PDF資料下載
參數(shù)資料
| 型號： | QL3040-1PB456M |
| 英文描述： | Field Programmable Gate Array (FPGA) |
| 中文描述： | 現(xiàn)場可編程門陣列（FPGA） |
| 文件頁數(shù)： | 10/10頁 |
| 文件大小： | 226K |
| 代理商： | QL3040-1PB456M |
8-275
QL3040 - pASIC 3 FPGATM
AC Characteristics at VCC = 3.3V, TA = 25
°C (K = 1.00)
(To calculate delays, multiply the appropriate K factor in the "Operating Range" section by the following numbers.)
Logic Cells
Input-Only/Clock Cells
Notes:
[5] Stated timing for worst case Propagation Delay over process variation at VCC=3.3V and TA=25×C. Multi-
ply by the appropriate Delay Factor, K, for speed grade, voltage and temperature settings as specified in the
Operating Range.
[6] These limits are derived from a representative selection of the slowest paths through the pASIC 3 logic cell
including typical net delays. Worst case delay values for specific paths should be determined from timing
analysis of your particular design.
Symbol
Parameter
Propagation Delays (ns)
Fanout [5]
1234
8
tPD
Combinatorial Delay [6]
1.4
1.7
1.9
2.2
3.2
tSU
Setup Time [6]
1.7
tH
Hold Time
0.0
tCLK
Clock to Q Delay
0.7
1.0
1.2
1.5
2.5
tCWHI
Clock High Time
1.2
tCWLO
Clock Low Time
1.2
tSET
Set Delay
1.0
1.3
1.5
1.8
2.8
tRESET
Reset Delay
0.8
1.1
1.3
1.6
2.6
tSW
Set Width
1.9
tRW
Reset Width
1.8
Symbol
Parameter
Propagation Delays (ns)
Fanout [5]
12348
12
24
tIN
High Drive Input Delay
1.5
1.6
1.8
1.9
2.4
2.9
4.4
tINI
High Drive Input, Inverting Delay
1.6
1.7
1.9
2.0
2.5
3.0
4.5
tISU
Input Register Set-Up Time
3.1
tIH
Input Register Hold Time
0.0
tlCLK
Input Register Clock To Q
0.7
0.8
1.0
1.1
1.6
2.1
3.6
tlRST
Input Register Reset Delay
0.6
0.7
0.9
1.0
1.5
2.0
3.5
tlESU
Input Register clock Enable Set-Up Time
2.3
tlEH
Input Register Clock Enable Hold Time
0.0
相關PDF資料 |
PDF描述 |
|---|---|
| QL3040-1PQ208I | Field Programmable Gate Array (FPGA) |
| QL3040-1PQ240C | Field Programmable Gate Array (FPGA) |
| QL3040-1PQ240I | Designer's Kit, 0806SQ/0807SQ/0908SQ Spring inductors, RoHS |
| QL3060-3PB456I | Field Programmable Gate Array (FPGA) |
| QL3060-3PQ208C | FPGA|1584-CELL|CMOS|QFP|208PIN|PLASTIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| QL3040-1PL84M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:60,000 Usable PLD Gate pASIC3 FPGA Combining High Performance and High Density |
| QL3040-1PQ208C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA|1008-CELL|CMOS|QFP|208PIN|PLASTIC |
| QL3040-1PQ208I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| QL3040-1PQ208M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA|1008-CELL|CMOS|QFP|208PIN|PLASTIC |
| QL3040-1PQ240C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
發(fā)布緊急采購，3分鐘左右您將得到回復。