參數(shù)資料
型號(hào): PSD954F2V-90J
廠商: 意法半導(dǎo)體
元件分類(lèi): 基準(zhǔn)電壓源/電流源
英文描述: Advanced PFC/PWM Combination Controllers 20-SOIC -40 to 105
中文描述: Flash在系統(tǒng)可編程ISP的外設(shè)的8位微控制器
文件頁(yè)數(shù): 59/94頁(yè)
文件大?。?/td> 476K
代理商: PSD954F2V-90J
Preliminary Information
PSD9XX Family
55
The
PSD9XX
Functional
Blocks
(cont.)
Access
5V V
CC
,
Typical
Standby
Current
75 μA
(Note 2)
PLD
Memory
Access
Time
Recovery Time
to Normal
Access
Propagation
Delay
Normal tpd
(Note 1)
Mode
Power Down
No Access
tLVDV
Table 30. PSD9XX Timing and Standby Current During Power
Down Mode
NOTES:
1. Power Down does not affect the operation of the PLD. The PLD operation in this
mode is based only on the Turbo Bit.
2. Typical current consumption assuming no PLD inputs are changing state and
the PLD Turbo bit is off.
Port Function
MCU I/O
PLD Out
Address Out
Data Port
Pin Level
No Change
No Change
Undefined
Three-State
Table 29. Power Down Mode’s Effect on
Ports
9.5.1 Automatic Power Down (APD) Unit and Power Down Mode (cont.)
Power Down Mode
By default, if you enable the PSD APD unit, Power Down Mode is automatically enabled.
The device will enter Power Down Mode if the address strobe (ALE/AS) remains inactive
for fifteen CLKIN (pin PD1) clock periods.
The following should be kept in mind when the PSD is in Power Down Mode:
If the address strobe starts pulsing again, the PSD will return to normal operation.
The PSD will also return to normal operation if either the CSI input returns low or the
Reset input returns high.
The MCU address/data bus is blocked from all memories and PLDs.
Various signals can be blocked (prior to Power Down Mode) from entering the PLDs
by setting the appropriate bits in the PMMR registers. The blocked signals include
MCU control signals and the common clock (CLKIN). Note that blocking CLKIN from
the PLDs will not block CLKIN from the APD unit.
All PSD memories enter Standby Mode and are drawing standby current. However,
the PLDs and I/O ports do
not
go into Standby Mode because you don’t want to
have to wait for the logic and I/O to “wake-up” before their outputs can change. See
table 29 for Power Down Mode effects on PSD ports.
Typical standby current is in μA for 5 V parts. This standby current value assumes
that there are no transitions on any PLD input.
HC11 (or compatible) Users Note
The HC11 turns off its E clock when it sleeps. Therefore, if you are using an HC11
(or compatible) in your design, and you wish to use the Power Down, you must not
connect the E clock to the CLKIN input (PD1). You should instead connect an
independent clock signal to the CLKIN input. The clock frequency must be
less than
15 times the frequency of AS. The reason for this is that if the frequency is greater than
15 times the frequency of AS, the PSD9XX will keep going into Power Down Mode.
相關(guān)PDF資料
PDF描述
PSD954F2V-90M Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD954F2V-12JI Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD934F2 Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD934F2-70J Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD934F2-70M Flash In-System Programmable ISP Peripherals For 8-bit MCUs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSD954F2V-90M 功能描述:SPLD - 簡(jiǎn)單可編程邏輯器件 PQFP-52 3V 2M 90NS RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24
PS-DA0104-01 制造商:POWER-SYSTEMS 制造商全稱:Power Systems GmbH+Co.KG 功能描述:DC-AC INVERTER UNIT 4 W SINGLE OUTPUTS
PS-DA0104-01S 制造商:POWER-SYSTEMS 制造商全稱:Power Systems GmbH+Co.KG 功能描述:DC-AC INVERTER UNIT 4 W SINGLE OUTPUTS
PS-DA0105-01 制造商:POWER-SYSTEMS 制造商全稱:Power Systems GmbH+Co.KG 功能描述:DC-AC INVERTER UNIT 4 W SINGLE OUTPUTS
PS-DA0105-01S 制造商:POWER-SYSTEMS 制造商全稱:Power Systems GmbH+Co.KG 功能描述:DC-AC INVERTER UNIT 4 W SINGLE OUTPUTS