參數(shù)資料
型號(hào): PSD913F1V-12M
廠商: 意法半導(dǎo)體
英文描述: Flash In-System Programmable ISP Peripherals For 8-bit MCUs
中文描述: Flash在系統(tǒng)可編程ISP的外設(shè)的8位微控制器
文件頁數(shù): 9/94頁
文件大?。?/td> 476K
代理商: PSD913F1V-12M
Preliminary Information
PSD9XX Family
Table 5.
PSD9XX
Pin
Descriptions
(cont.)
Pin Name
Pin*
Type
Description
(PLCC)
PC7
11
I/O
PC7 pin of Port C. This port pin can be configured to have
the following functions:
1. MCU I/O — write to or read from a standard output or
input port.
2. Input to the PLDs.
3. DBE — active-low Data Byte Enable input from 68HC912
type MCUs.
This pin can be configured as a CMOS or Open Drain output.
PD0
10
I/O
PD0 pin of Port D. This port pin can be configured to have
the following functions:
1. ALE/AS input latches address output from the MCU.
2. MCU I/O — write or read from a standard output or input
port.
3. Input to the PLDs.
4. General Purpose PLD output.
PD1
9
I/O
PD1 pin of Port D. This port pin can be configured to have
the following functions:
1. MCU I/O — write to or read from a standard output or
input port.
2. Input to the PLDs.
3. General Purpose PLD output
4. CLKIN — clock input to the automatic power-down
unit’s power-down counter, and the PLD AND array.
PD2
8
I/O
PD2 pin of Port D. This port pin can be configured to have
the following functions:
1. MCU I/O — write to or read from a standard output or
input port.
2. Input to the PLDs.
3. General Purpose PLD output.
4. CSI — chip select input. When low, the MCU can access
the PSD memory and I/O. When high, the PSD memory
blocks are disabled to conserve power.
VCC
15, 38
Power pins
GND
1,16,26
Ground pins
Port A
Port B
Microcontroller
Port A (3:0) Port A (7:4)
Port B (3:0)
Port B (7:4)
8051XA (8-bit)
N/A
Address [7:4]
Address [11:8] N/A
80C251 (page mode)
N/A
Address [11:8] Address [15:12]
All other 8-bit
multiplexed
Address [3:0]
Address [7:4]
Address [3:0]
Address [7:4]
8-bit non-multiplexed
bus
N/A
Address [3:0]
Address [7:4]
Table 6. I/O Port Latched Address Output Assignments*
N/A = Not Applicable
**Refer to the I/O Port Section on how to enable the Latched Address Output function.
*The pin numbers in this table are for the PLCC package only. See the package information section for pin
numbers on other package types.
13
相關(guān)PDF資料
PDF描述
PSD933212JIT Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD933212JT Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD933212MT Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD933215JIT Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD933215JT Flash In-System Programmable ISP Peripherals For 8-bit MCUs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSD913F1V-12MI 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD913F1V-12U 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD913F1V-12UI 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD913F1V-15B81 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD913F1V-15B81I 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs