- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385715 > PL611S-17-XXXTI (PhaseLink Corporation) 1.8V-3.3V PicoPLLTM KHz to MHz Programmable Clock PDF資料下載
參數(shù)資料
| 型號： | PL611S-17-XXXTI |
| 廠商： | PhaseLink Corporation |
| 英文描述： | 1.8V-3.3V PicoPLLTM KHz to MHz Programmable Clock |
| 中文描述： | 1.8 - 3.3V的PicoPLLTM千赫到MHz可編程時鐘 |
| 文件頁數(shù)： | 2/9頁 |
| 文件大?。?/td> | 234K |
| 代理商： | PL611S-17-XXXTI |
(Preliminary)
PL611s-17
1.8V-3.3V PicoPLL
TM
KHz to MHz Programmable Clock
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
www.phaselink.com
Rev 01/04/07 Page 2
KEY PROGRAMMING PARAMETERS
CLK
Output Frequency
Output Drive Strength
Programmable
Input/Output
F
OUT
= F
REF
* (M / R) /(2*P)
Where M=16 bit
R= 7 bit
P= 4 bit
CLK0 = F
OUT
, F
REF
or F
REF
/ (2*P)
CLK1 = F
REF
, F
REF
/2, CLK0 or CLK0/2
Three optional drive strengths to
choose from:
Low: 4mA
Std: 8mA (default)
High: 16mA
One output pin can be configured as:
OE - input
FSEL - input
PDB - input
CLK1 – output
HiZ or Active Low disabled state
PACKAGE PIN ASSIGNMENT
Pin #
SC70
Pin#
2
Name
SOT
Pin#
1
DFN
Pin#
3
Type
Description
VDD
P
VDD connection.
This programmable I/O pin can be configured as Output Enable (OE)
input, Power Down (PDB) input, Frequency Selector (FSEL) or CLK1
clock output. This pin has an internal 10M pull up resistor (OE, PDB &
FSEL Only).
OE, PDB,
FSEL, CLK1
2
1
2
I/O
The OE and PDB features can be programmed to allow the output
to float (Hi Z), or to operate in the ‘Active low’ mode.
State
OE
PDB
FSEL
0
Disable CLK
Normal mode
Power Down Mode
Normal mode
Frequency ‘2’
Frequency ‘1’
1 (default)
Reference input pin.
Loop Filter input pin.
GND connection
Programmable Clock Output
FIN
LF
GND
CLK0
3
4
5
6
3
4
5
6
1
6
5
4
I
I
P
O
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PL611S-17-XXXUC | 1.8V-3.3V PicoPLLTM KHz to MHz Programmable Clock |
| PL611S-17-XXXUCR | 1.8V-3.3V PicoPLLTM KHz to MHz Programmable Clock |
| PL611S-17-XXXUI | 1.8V-3.3V PicoPLLTM KHz to MHz Programmable Clock |
| PLA17BN1522R0B2M | EMI Suppression Filters for AC Power Lines |
| PLA10AS1522R0P2M | EMI Suppression Filters for AC Power Lines |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PL611S-17-XXXTIR | 制造商:PLL 制造商全稱:PLL 功能描述:1.8V-3.3V PicoPLLTM KHz to MHz Programmable Clock |
| PL611S-17-XXXUC | 制造商:PLL 制造商全稱:PLL 功能描述:1.8V-3.3V PicoPLLTM KHz to MHz Programmable Clock |
| PL611S-17-XXXUCR | 制造商:PLL 制造商全稱:PLL 功能描述:1.8V-3.3V PicoPLLTM KHz to MHz Programmable Clock |
| PL611S-17-XXXUC-R | 制造商:PLL 制造商全稱:PLL 功能描述:1.8V-3.3V PicoPLLTM KHz to MHz Programmable Clock |
| PL611S-17-XXXUI | 制造商:PLL 制造商全稱:PLL 功能描述:1.8V-3.3V PicoPLLTM KHz to MHz Programmable Clock |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。