- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1962 > PI90SD1636CFCEX (Pericom)IC TXRX ETHERNET 1.25GB 64LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | PI90SD1636CFCEX |
| 廠商： | Pericom |
| 文件頁數(shù)： | 12/15頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC TXRX ETHERNET 1.25GB 64LQFP |
| 產(chǎn)品變化通告： | Copper Wire Change 26/Sept/2011 |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 類型： | 收發(fā)器 |
| 驅(qū)動(dòng)器/接收器數(shù)： | 9/9 |
| 規(guī)程： | IEEE 802 |
| 電源電壓： | 3.15 V ~ 3.45 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-LQFP |
| 供應(yīng)商設(shè)備封裝： | 64-LQFP（10x10） |
| 包裝： | 帶卷 (TR) |
6
PS8922B
01/05/09
PI90SD1636C
SERDES Gigabit Ethernet Transceiver
Functional Block Description
Input Data Latch
The input data latch block latches the 10-bit TTL input parallel byte, TX<9:0>, on the rising edge of the 125 MHz user-provided
TX_CLK into the holding registers.
Parallel-to-Serial Converter
The received 10-bit TTL parallel input byte is converted to serial PECL level data stream by the parallel-to-serial block, and is trans-
mitted differentially to the line driver block at 1.25 Gbps. The 8b/10b encoded data is transmitted sequentially with bit 0 being sent
rst.
Clock Generator
The 125 MHz signal used for clocking the serial outputs is generated by the TX PLL block based on the user-provided TX_CLK.
This clock should have a ±100 ppm tolerance.
Internal Loopback
When EWRAP is set to a logic HIGH, the serial data stream generated by the transmitter is looped back to the receiver path, instead
of going out to the DOUT± pins. When in loopback mode, a static logic 1 is transmitted at the line driver (DOUT+ is HIGH and
DOUT- is LOW).
Signal Detect
Signal detect block is used to sense the serial input data stream at pins DIN±. If the serial input is lower than 50mV differentially, this
block deasserts SIG_DET and sets the output, RX<9:0>, to all logic ones. When the serial input at pins DIN± is greater than 50mV,
the signal is directed to the receive path.
Equalizer and Slicer
The signal received from the line (DIN± pins) is distorted by the cable bandwidth. In order to maintain a low bit-error rate, an equalizer
is used to compensate for the signal loss. The slicer recovers the differential low-level signal to a CMOS-level single-ended signal,
for clock recovery and data re-timing.
Clock Recovery
The serial input data stream contains both data and clock. The clock recovery block is used to extract both data and clocks from this
input. In addition to data, two clocks of 62.5 MHz are recovered.
09-0001
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PIC10F206-I/P | IC PIC MCU FLASH 512X12 8DIP |
| PIC10F222-E/OT | IC PIC MCU FLASH 512X12 SOT-23-6 |
| PIC10F222-I/P | IC PIC MCU FLASH 512X12 8DIP |
| PIC10LF322T-I/OT | MCU 8BIT 896B FLASH SOT23-6 |
| PIC12C508-04I/SM | IC MCU OTP 512X12 8-SOIJ |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PI90SD1636CFD | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:SERDES Gigabit Ethernet Transceiver |
| PI90SD1636CFDE | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:SERDES Gigabit Ethernet Transceiver |
| PI90SD1636DFCE | 功能描述:以太網(wǎng) IC 1.25Gbaud Gigabit Ethernet RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| PI90SD1636DFCEX | 功能描述:以太網(wǎng) IC 1.25Gbaud Gigabit Ethernet RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| PI96B30P00F00Z1 | 功能描述:DIN 41612 連接器 DIN MALE 96 POSITIO RoHS:否 制造商:HARTING 系列:har-bus 64 產(chǎn)品類型:Plugs 排數(shù):5 位置/觸點(diǎn)數(shù)量:160 安裝角:Right 類型:Shrouded Header 端接類型:Solder 外殼材料: 觸點(diǎn)材料: 觸點(diǎn)電鍍: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。