- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367885 > PDU18F-.5 Programmable Delay Line PDF資料下載
參數(shù)資料
| 型號： | PDU18F-.5 |
| 英文描述： | Programmable Delay Line |
| 中文描述： | 可編程延遲線 |
| 文件頁數(shù)： | 1/5頁 |
| 文件大?。?/td> | 48K |
| 代理商： | PDU18F-.5 |
PDU18F
Doc #97006
1/14/97
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
1
8-BIT PROGRAMMABLE
DELAY LINE
(SERIES PDU18F)
FEATURES
PACKAGES
Digitally programmable in 256 delay steps
Monotonic delay-versus-address variation
Two separate outputs: inverting & non-inverting
Precise and stable delays
Input & outputs fully TTL interfaced & buffered
10 T
2
L fan-out capability
Fits standard 40-pin DIP socket
Auto-insertable
FUNCTIONAL DESCRIPTION
The PDU18F-series device is a 8-bit digitally programmable delay line.
The delay, TD
A
, from the input pin (IN) to the output pins (OUT, OUT/)
depends on the address code (A7-A0) according to the following formula:
TD
A
= TD
0
+ T
INC
* A
where A is the address code, T
INC
is the incremental delay of the device,
and TD
0
is the inherent delay of the device. The incremental delay is
specified by the dash number of the device and can range from 0.5ns through 10ns, inclusively. The
enable pins (EN/) are held LOW during normal operation. These pins must always be in the same state
and may be tied together externally. When these signals are brought HIGH, OUT and OUT/ are forced
into LOW and HIGH states, respectively. The address is not latched and must remain asserted during
normal operation.
SERIES SPECIFICATIONS
Programmed delay tolerance:
5% or 2ns,
whichever is greater
Inherent delay (TD
0
):
13ns typical (OUT)
12ns typical (OUT/)
Setup time and propagation delay:
Address to input setup (T
AIS
):
Disable to output delay (T
DISO
):
6ns typ. (OUT)
Operating temperature:
0
°
to 70
°
C
Temperature coefficient:
100PPM/
°
C (excludes TD
0
)
Supply voltage V
CC
:
5VDC
±
5%
Supply current:
I
CCH
= 65ma
I
CCL
= 128ma
Minimum pulse width:
6% of total delay
10ns
1997 Data Delay Devices
data
delay
devices,
inc.
3
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
N/C
OUT/
OUT
EN/
GND
N/C
N/C
N/C
GND
N/C
N/C
N/C
N/C
GND
N/C
EN/
A7
IN
N/C
GND
VCC
N/C
A0
A1
A2
VCC
N/C
A3
A4
A5
VCC
N/C
N/C
N/C
N/C
VCC
N/C
A6
N/C
N/C
PDU18F-xx
DIP
PDU18F-xxC5
Gull-Wing
PDU18F-xxM
Military DIP
PDU18F-xxMC5
Military Gull-Wing
PIN DESCRIPTIONS
IN
OUT
OUT/ Inverted Output
A0-A7 Address Bits
EN/
Output Enable
VCC
+5 Volts
GND
Ground
Delay Line Input
Non-inverted Output
DASH NUMBER SPECIFICATIONS
Part
Number
PDU18F-.5
PDU18F-1
PDU18F-2
PDU18F-3
PDU18F-4
PDU18F-5
PDU18F-6
PDU18F-8
PDU18F-10
Incremental Delay
Per Step (ns)
.5
±
.3
1
±
.5
2
±
.5
3
±
1.0
4
±
1.0
5
±
1.5
6
±
1.5
8
±
2.0
10
±
2.0
Total Delay
Change (ns)
127.5
±
6.4
255
±
12.8
510
±
25.5
765
±
38.3
1,020
±
51.0
1,275
±
63.8
1,530
±
76.5
2,040
±
102.0
2,550
±
127.5
NOTE: Any dash number between .5 and 10 not
shown is also available.
相關PDF資料 |
PDF描述 |
|---|---|
| PDU18F-.5C5 | Delay Line |
| PDU18F-.5M | Delay Line |
| PDU18F-.5MC5 | Delay Line |
| PDU18F0.5 | Logic IC |
| PDU18F-1 | Programmable Delay Line |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PDU-18F-7 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Programmable Delay Line |
| PDU-18F-9 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Programmable Delay Line |
| PDU-1S300Z0-RMC-2A-A1 | 制造商:AIC 功能描述:PSU 300W DC 1U 24V INPUT - Bulk |
| PDU-20-250 | 制造商:MERRIMAC 制造商全稱:MERRIMAC 功能描述:0 POWER DIVIDERS/ COMBINERS |
| PDU20B10R | 制造商:Cyberpower Systems 功能描述:1U Rack Mount Power Strip 10 Rear Outlets 20A 制造商:CYBER POWER SYSTEMS 功能描述:1U RACK MOUNT POWER STRIP 20A OUTLETS 10 REAR |
發(fā)布緊急采購，3分鐘左右您將得到回復。