參數(shù)資料
型號(hào)： PDSP16256C0
廠商： Mitel Networks Corporation
英文描述： Programmable FIR Filter
中文描述： 可編程FIR濾波器
文件頁(yè)數(shù)： 16/28頁(yè)
文件大?。?/td> 423K
代理商： PDSP16256C0
PDSP16256
16
Using a Remote Master
When a remote master is used to load
coefficients,
EPROM
must be tied high and a
conventional peripheral interface is then provided. It
is not possible, however, to read coefficients already
stored. The master supplies an address and data
bus, and writes to the PDSP16256 occur under the
control of synchronous
CS
and
WEN
inputs. The
Coefficient Control Register pin (CCS) must be driven
by a master address line higher in significance than
A7:0. Both the
WEN
and
CS
signals must be low for
the load operation to occur. When loading the control
register the
CS
signal must be held low for a further 2
cycles, see Fig. 20. Since the internal write operation
is actually performed with the system clock, it is
necessary for the clock to be present during the
transfer.
The
BYTE
input defines whether coefficients are
loaded as a single 16 bit word or two 8-bit bytes. The
latter saves on connections to the remote master.
Address bits A7:0 are used in byte mode. 16-bit word
mode uses bits A6:0, A7 being redundant. When
writing in byte mode the least significant byte (A0 = 0)
must be written first followed by the most significant
byte (A0 = 1).
In byte mode the internal comparison between C15:12
and C11:8 is made, regardless of the state of
EPROM
.
For this reason pins C15:8 should all be tied low when
a remote master is used with byte transfers. This
ensures that the internal comparison gives equality
and allows the load operation to occur.
The address and coefficient buses plus
the
WEN
and
CS
signals must all meet the specified
set up and hold times with respect to the system
clock, see Fig 20 and Switching Characteristics.
This synchronous interface is optimum for the
majority of high end applications, when individual
coefficients must be updated at sample clock rates.
However, if the coefficients are to be loaded under
software control from a general purpose
microprocessor, the processor’s
WRITE STROBE
will
probably be asynchronous with the SCLK clock
used by the PDSP16256. In this case external
synchronising logic is needed, as shown in Fig.18.
Fig. 19 shows the recommended loading sequence
and filter operation initiation. The simplest technique
is to reset the device prior to loading a set of
coefficients. Coefficients may be loaded once BUSY
returns low or 22 cycles after
RES
is taken high.
When loading a device from a remote master the
control register must be loaded first followed by the
filter coefficients. Fig. 19 shows the required loading
sequence, two examples are given one for byte
mode the other for word mode. A gap of at least one
cycle must be left after loading the control register
before loading the first coefficient.
Filter operations are started by presenting the first
data word at the same time as raising signal FEN;
FRUN should always be low.
相關(guān)PDF資料
PDF描述
PDSP16256GC1R Programmable FIR Filter
PDSP16256 Programmable FIR Filter(可編程快速脈沖響應(yīng)（FIR）濾波器)
PDSP16256A Programmable FIR Filter(可編程快速脈沖響應(yīng)（FIR）濾波器)
PDSP16256 Programmable FIR Filter
PDSP16256A Programmable FIR Filter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PDSP16256C0GC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Filter
PDSP16256GC 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Programmable FIR Filter
PDSP16256GC1R 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Programmable FIR Filter
PDSP16256MAACBR 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Filter
PDSP16256MAGCPR 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Filter
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*