- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385710 > PDSP1601A (Mitel Networks Corporation) ALU and Barrel Shifter(高性能16位算術(shù)邏輯單元（帶一個(gè)獨(dú)立片上16位柱形移位器）) PDF資料下載
參數(shù)資料
| 型號(hào)： | PDSP1601A |
| 廠(chǎng)商： | Mitel Networks Corporation |
| 英文描述： | ALU and Barrel Shifter(高性能16位算術(shù)邏輯單元（帶一個(gè)獨(dú)立片上16位柱形移位器）) |
| 中文描述： | ALU和桶式移位器（高性能16位算術(shù)邏輯單元（帶一個(gè)獨(dú)立片上16位柱形移位器）） |
| 文件頁(yè)數(shù)： | 8/17頁(yè) |
| 文件大?。?/td> | 137K |
| 代理商： | PDSP1601A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
PDSP1601/PDSP1601A
8
The Register Files
There are two on-chip register files (ALU and Shifter), each
containing two 16 bit registers and each supporting 8
instructions (see Table 4). The instructions for the ALU
register file and the Barrel Shifter Register file are the same.
The Inputs to the register files come from either the ALU or
the Barrel Shifter, and are loaded into the Register files on the
rising edge of CLK.
The register file instructions are latched such that the
instruction will not start executing until the rising edge of the
CLK latches the instruction into the device.
The register file instructions (see Table 4) allow input data
to be loaded into either, neither or both of the registers. Data
is loaded at the end of the cycle in which the instruction is
executing.
The register file instructions allow the output to be sourced
from either of the two registers, the selected output will be valid
during the cycle in which the instruction is executing.
Operation
Load Left Reg Output Right Reg
Load Right Reg Output Left Reg
Load Left Register, Output Left Reg
Load Right Register, Output Right Reg
Load Both Registers, Output Left Reg
No Load Operation, Output Right Reg
No Load Operation, Output Left Reg
No Load Operation, Pass Barrel Shifter Result
Operation
Load Left Reg Output Right Reg
Load Right Reg Output Left Reg
Load Left Register, Output Left Reg
Load Right Register, Output Right Reg
Load Both Registers, Output Left Reg
No Load Operation, Output Right Reg
No Load Operation, Output Left Reg
No Load Operation, Pass ALU Result
Inst
0
1
2
3
4
5
6
7
RA2-RA0
000
001
010
011
100
101
110
111
Mnemonic
LLRRR
LRRLR
LLRLR
LRRRR
LBRLR
NOPRR
NOPLR
NOPPS
ALU REGISTER INSTRUCTIONS
Inst
0
1
2
3
4
5
6
7
RA2-RA0
000
001
010
011
100
101
110
111
Mnemonic
LLRRR
LRRLR
LLRLR
LRRRR
LBRLR
NOPRR
NOPLR
NOPPS
SHIFTER REGISTER INSTRUCTIONS
Table 4 ALU and shift register instructions mnemonics
MNEMONICS
LXXYY
LBOXX
NOPXX No Load Operation,
Load XX = Target,
Load Both Registers, XX
YY
= Source of Output
= Source of Output
= Source of Output
XX
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PDSP1601 | ALU and Barrel Shifter(高性能16位算術(shù)邏輯單元（帶一個(gè)獨(dú)立片上16位柱形移位器）) |
| PDSP16116AA0AC | 16 X 16 Bit Complex Multiplier |
| PDSP16116AB0AC | 16 X 16 Bit Complex Multiplier |
| PDSP16116AB0GG | 16 X 16 Bit Complex Multiplier |
| PDSP16116 | 16 X 16 Bit Complex Multiplier |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PDSP1601A/B0/AC | 制造商:Microsemi Corporation 功能描述:20MHZ AUGMENTED ARITH LOGIC UNIT - Bulk 制造商:Zarlink Semiconductor Inc 功能描述:20MHZ AUGMENTED ARITH LOGIC UNIT - Bulk |
| PDSP1601A0/AC | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Fixed Point ALU |
| PDSP1601A0/LC | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Fixed Point ALU |
| PDSP1601AAC | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Logic IC |
| PDSP1601AB0 | 制造商:MITEL 制造商全稱(chēng):Mitel Networks Corporation 功能描述:ALU and Barrel Shifter |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。