![](http://datasheet.mmic.net.cn/370000/PD78F0138M3GK-A--9ET_datasheet_16728522/PD78F0138M3GK-A--9ET_152.png)
CHAPTER 6 16-BIT TIMER/EVENT COUNTERS 00 AND 01
User’s Manual U16228EJ2V0UD
152
Figure 6-7. Format of 16-Bit Timer Mode Control Register 01 (TMC01)
Address FFB6H After reset: 00H R/W
7
0
6
0
5
0
4
0
3
TMC013
2
TMC012
1
TMC011
<0>
OVF01
Symbol
TMC01
TMC013 TMC012 TMC011
Operating mode and clear
mode selection
TO01 inversion timing selection
Interrupt request generation
0
0
0
0
0
1
Operation stop
(TM01 cleared to 0)
No change
Not generated
0
1
0
Free-running mode
Match between TM01 and
CR001 or match between
TM01 and CR011
0
1
1
Match between TM01 and
CR001, match between TM01
and CR011 or TI001 valid edge
1
0
0
1
0
1
Clear & start occurs on TI001
valid edge
1
1
0
Clear & start occurs on match
between TM01 and CR001
Match between TM01 and
CR001 or match between
TM01 and CR011
1
1
1
Match between TM01 and
CR001, match between TM01
and CR011 or TI001 valid edge
Generated on match between
TM01 and CR001, or match
between TM01 and CR011
OVF01
16-bit timer counter 01 (TM01) overflow detection
0
Overflow not detected
1
Overflow detected
Cautions 1. Timer operation must be stopped before writing to bits other than the OVF01 flag.
2. Set the valid edge of the TI001/P05 pin using prescaler mode register 01 (PRM01).
3. If any the following modes: the mode in which clear & start occurs on match between TM01
and CR001, the mode in which clear & start occurs at the TI01 valid edge, or free-running
mode is selected, when the set value of CR001 is FFFFH and the TM01 value changes from
FFFFH to 0000H, the OVF01 flag is set to 1.
Remark
TO01:
16-bit timer/event counter 01 output pin
TI001: 16-bit timer/event counter 01 input pin
TM01: 16-bit timer counter 01
CR001: 16-bit timer capture/compare register 001
CR011: 16-bit timer capture/compare register 011