![](http://datasheet.mmic.net.cn/370000/PD78F0138M3GK-A--9ET_datasheet_16728522/PD78F0138M3GK-A--9ET_149.png)
CHAPTER 6 16-BIT TIMER/EVENT COUNTERS 00 AND 01
User’s Manual U16228EJ2V0UD
149
(3) 16-bit timer capture/compare register 01n (CR01n)
CR01n is a 16-bit register that has the functions of both a capture register and a compare register. Whether it is
used as a capture register or a compare register is set by bit 2 (CRC0n2) of capture/compare control register 0n
(CRC0n).
CR01n can be set by a 16-bit memory manipulation instruction.
RESET input clears this register to 0000H.
Figure 6-5. Format of 16-Bit Timer Capture/Compare Register 01n (CR01n)
Address: FF14H, FF15H (CR010), FFB4H, FFB5H (CR011) After reset: 0000H R/W
CR01n
(n = 0, 1)
Symbol
FF15H (CR010)
FFB5H (CR011)
FF14H (CR010)
FFB4H (CR011)
When CR01n is used as a compare register
The value set in the CR01n is constantly compared with 16-bit timer counter 0n (TM0n) count value, and an
interrupt request (INTTM01n) is generated if they match. The set value is held until CR01n is rewritten.
When CR01n is used as a capture register
It is possible to select the valid edge of the TI00n pin as the capture trigger. The TI00n valid edge is set by
prescaler mode register 0n (PRM0n) (see
Table 6-3
).
Table 6-3. CR01n Capture Trigger and Valid Edge of TI00n Pin (CRC0n2 = 1)
TI00n Pin Valid Edge
CR01n Capture Trigger
ES0n1
ES0n0
Falling edge
Falling edge
0
0
Rising edge
Rising edge
0
1
Both rising and falling edges
Both rising and falling edges
1
1
Remarks 1.
Setting ES0n1, ES0n0 = 1, 0 is prohibited.
2.
ES0n1, ES0n0: Bits 5 and 4 of prescaler mode register 0n (PRM0n)
CRC0n2:
Bit 2 of capture/compare control register 0n (CRC0n)
3.
n = 0:
μ
PD780131, 780132
n = 0, 1:
μ
PD780133, 780134, 78F0134, 780136, 780138, 78F0138
Cautions 1. If the CR01n register is cleared to 0000H, an interrupt request (INTTM01n) is generated after
the TM0n register overflows, after the timer is cleared and started on a match between the
TM0n register and the CR00n register, or after the timer is cleared by the valid edge of TI00n
or a one-shot trigger.
2. When CR01n is used as a capture register, read data is undefined if the register read time
and capture trigger input conflict (the capture data itself is the correct value).
If count stop input and capture trigger input conflict, the captured data is undefined.
3. CR01n can be rewritten during TM0n operation. For details, see Caution 2 in Figure 6-20.