Remote 16-bit I/O expander for I2
參數(shù)資料
型號(hào): PCF8575TS/1,112
廠商: NXP Semiconductors
文件頁數(shù): 21/24頁
文件大小: 0K
描述: IC I/O EXPANDER I2C 16B 24SSOP
產(chǎn)品培訓(xùn)模塊: I²C Bus Fundamentals
特色產(chǎn)品: NXP - I2C Interface
標(biāo)準(zhǔn)包裝: 59
接口: I²C
輸入/輸出數(shù): 16
中斷輸出:
頻率 - 時(shí)鐘: 400kHz
電源電壓: 4.5 V ~ 5.5 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 24-SSOP(0.209",5.30mm 寬)
供應(yīng)商設(shè)備封裝: 24-SSOP
包裝: 管件
包括: POR
產(chǎn)品目錄頁面: 827 (CN2011-ZH PDF)
其它名稱: 568-3989-5
935276552112
PCF8575TSDB
PCF8575TSDB-ND
1999 Apr 07
6
Philips Semiconductors
Product specication
Remote 16-bit I/O expander for I2C-bus
PCF8575
6
CHARACTERISTICS OF THE I2C-BUS
The I2C-bus is for bidirectional, 2-line communication
between different ICs or modules. The two lines are a
serial data line (SDA) and a serial clock line (SCL). Both
lines must be connected to a positive supply via a pull-up
resistor when connected to the output stages of a device.
Data transfer may be initiated only when the bus is not
busy.
6.1
Bit transfer
One data bit is transferred during each clock pulse.
The data on the SDA line must remain stable during the
HIGH period of the clock pulse as changes in the data line
at this time will be interpreted as control signals
(see Fig.3).
6.2
START and STOP conditions
Both data and clock lines remain HIGH when the bus is not
busy. A HIGH-to-LOW transition of the data line, while the
clock is HIGH is defined as the START condition (S).
A LOW-to-HIGH transition of the data line while the clock
is HIGH is defined as the STOP condition P (see Fig.4).
6.3
System conguration
A device generating a message is a ‘transmitter’, a device
receiving the message is the ‘receiver’. The device that
controls the message is the ‘master’ and the devices which
are controlled by the master are the ‘slaves’ (see Fig.5).
6.4
Acknowledge
The number of data bytes transferred between the START
and the STOP conditions from transmitter to receiver is not
limited. Each byte of eight bits is followed by one
acknowledge bit. The transmitter must release the SDA
line before the receiver can send an acknowledge bit.
A slave receiver which is addressed must generate an
acknowledge after the reception of each byte. Also a
master must generate an acknowledge after the reception
of each byte that has been clocked out of the slave
transmitter. The device that acknowledges has to pull
down the SDA line during the acknowledge clock pulse, so
that the SDA line is stable LOW during the HIGH period of
the acknowledge related clock pulse, set-up and hold
times must be taken into account.
A master receiver must signal an end of data to the
transmitter by not generating an acknowledge after the
last byte that has been clocked out of the slave. This is
done by the master receiver by holding the SDA line HIGH.
In this event the transmitter must release the data line to
enable the master to generate a STOP condition.
Fig.3 Bit transfer.
handbook, full pagewidth
MBC621
data line
stable;
data valid
change
of data
allowed
SDA
SCL
相關(guān)PDF資料
PDF描述
PCI7620ZHK IC 2SLT PC CARD/SC CTLR 288-PBGA
PCX7447AVGH1167NB IC MPU 32BIT 1167MHZ 360CBGA
PEB1756E IC MUX/DEMUX STS192/STM64 1397CB
PEB1757E IC MUX/DEMUX STS192/STM64 1397CB
PI2DBS212ZHEX IC MUX/DEMUX 2X1 28TQFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCF8575TSDB 制造商:NXP Semiconductors 功能描述:I2C GPIO Expander 5.5V 24-Pin SSOP Tube
PCF8575TSDB-T 制造商:NXP Semiconductors 功能描述:
PCF8576 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Universal LCD driver for low multiplex rates
PCF8576_01 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Universal LCD driver for low multiplex rates
PCF8576C 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Universal LCD driver for low multiplex rates