- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄383735 > PAC7121 (飛思卡爾半導(dǎo)體(中國(guó))有限公司) Microcontroller Family Hardware Specifications PDF資料下載
參數(shù)資料
| 型號(hào)： | PAC7121 |
| 廠商： | 飛思卡爾半導(dǎo)體(中國(guó))有限公司 |
| 英文描述： | Microcontroller Family Hardware Specifications |
| 中文描述： | 微控制器系列硬件規(guī)格 |
| 文件頁(yè)數(shù)： | 21/56頁(yè) |
| 文件大?。?/td> | 471K |
| 代理商： | PAC7121 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)當(dāng)前第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)
Electrical Characteristics
MAC7100 Microcontroller Family Hardware Specifications, Rev. 1.2
Preliminary
Freescale Semiconductor
21
3.9.1
Read and Write Bus Cycles
Table 25
lists processor bus output timings. Read/write bus timings listed in
Table 25
are shown in
Figure 7
and
Figure 8
.
Table 25. External Bus Output Timing Specifications
1
NOTES:
1. Assumes CLKOUT, CS
n
, BS
n
, OE, AS, ADDR[21:0] and DATA[15:0] are configured for full drive strength (via the PIM).
2. The CS
n
, BS
n
, OE and AS signals are synchronous to the falling edge of CLKOUT. Therefore, changes on these
signals are triggered by the falling edge of CLKOUT, even though they are specified in relation to the rising edge.
Num
C
Rating
Symbol
Min
Max
Unit
Control Outputs
M6a
P CLKOUT high
2
to chip selects (CS[2:0]) valid
t
CHCV
—
0.5t
CYC
+ 10
ns
M6b
P CLKOUT high
2
to byte selects (BS[1:0]) valid
t
CHBV
—
0.5t
CYC
+ 10
ns
M6c
P CLKOUT high
2
to output select (OE) valid
t
CHOV
—
0.5t
CYC
+ 10
ns
M6d
P CLKOUT high
2
to address strobe (AS) valid
t
CHASV
—
0.5t
CYC
+ 10
ns
M7a
P CLKOUT high
2
to control output (BS[1:0], OE) invalid
t
CHCOI
0.5t
CYC
+ 2
—
ns
M7b
P CLKOUT high
2
to chip selects (CS[2:0]) invalid
t
CHCI
0.5t
CYC
+ 2
—
ns
M7c
P CLKOUT high
2
to address strobe (AS) invalid
t
CHASI
0.5t
CYC
+ 2
—
ns
Address and Attribute Outputs
M8
P CLKOUT high to address (ADDR[21:0]) and control
(R/W) valid
t
CHAV
—
10
ns
M9
P CLKOUT high to address (ADDR[21:0]) and control
(R/W) invalid
t
CHAI
2
—
ns
Data Outputs
M10
P CLKOUT high to data output (DATA[15:0]) valid
t
CHDOV
—
13
ns
M11
P CLKOUT high to data output (DATA[15:0]) invalid
t
CHDOI
2
—
ns
M12
D
CLKOUT high to data output (DATA[15:0]) high impedance
t
CHDOZ
—
9
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PAC7122 | Microcontroller Family Hardware Specifications |
| PAC7126 | Microcontroller Family Hardware Specifications |
| PAC7131 | Microcontroller Family Hardware Specifications |
| PAC7136 | Microcontroller Family Hardware Specifications |
| PAC7141 | Microcontroller Family Hardware Specifications |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PAC7122 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Microcontroller Family Hardware Specifications |
| PAC7126 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Microcontroller Family Hardware Specifications |
| PAC7131 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Microcontroller Family Hardware Specifications |
| PAC7136 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Microcontroller Family Hardware Specifications |
| PAC7141 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Microcontroller Family Hardware Specifications |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。