- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367749 > PA28F800B5B70 (INTEL CORP) SMART 5 BOOT BLOCK FLASH MEMORY FAMILY 2, 4, 8 MBIT PDF資料下載
參數(shù)資料
| 型號： | PA28F800B5B70 |
| 廠商： | INTEL CORP |
| 元件分類： | PROM |
| 英文描述： | SMART 5 BOOT BLOCK FLASH MEMORY FAMILY 2, 4, 8 MBIT |
| 中文描述： | 1M X 8 FLASH 5V PROM, 80 ns, PDSO44 |
| 封裝： | 0.525 X 1.110 INCH, PLASTIC, SOP-44 |
| 文件頁數(shù)： | 19/38頁 |
| 文件大?。?/td> | 501K |
| 代理商： | PA28F800B5B70 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
E
SMART 5 BOOT BLOCK MEMORY FAMILY
19
ADVANCE INFORMATION
Table 5. Command Codes and Descriptions
(Continued)
Code
Device Mode
Description
50
Clear Status
Register
The WSM can only set the program status and erase status bits in the status
register to
“1”; it cannot clear them to “0.”
The status register operates in this fashion for two reasons. The first is to give the
host CPU the flexibility to read the status bits at any time. Second, when
programming a string of bytes, a single status register query after programming the
string may be more efficient, since it will return the accumulated error status of the
entire string. See Section 3.2.3.1.
90
Intelligent
Identifier
Puts the device into the intelligent identifier read mode, so that reading the device
will output the manufacturer and device codes. (A
0
= 0 for manufacturer,
A
0
= 1 for device, all other address inputs are ignored). See Section 3.2.2.
Table 6. Command Bus Definitions
First Bus Cycle
Second Bus Cycle
Command
Note
Oper
Addr
Data
Oper
Addr
Data
Read Array
Write
X
FFH
Intelligent Identifier
2,4
Write
X
90H
Read
IA
IID
Read Status Register
3
Write
X
70H
Read
X
SRD
Clear Status Register
3
Write
X
50H
Word/Byte Program
6,7
Write
PA
40H/10H
Write
PA
PD
Block Erase/Confirm
5
Write
BA
20H
Write
BA
D0H
Erase Suspend
Write
X
B0H
Erase Resume
Write
X
D0H
ADDRESS
BA = Block Address
IA = Identifier Address
PA = Program Address
X = Don’t Care
DATA
SRD = Status Register Data
IID = Identifier Data
PD = Program Data
NOTES:
1.
Bus operations are defined in Tables 3 and 4.
2.
IA = Identifier Address: A
0
= 0 for manufacturer code, A
0
= 1 for device code.
3.
SRD - Data read from Status Register.
4.
IID = Intelligent Identifier Data. Following the Intelligent Identifier command, two read operations access manufacturer and
device codes.
5.
BA = Address within the block being erased.
6.
PA = Address to be programmed. PD = Data to be programmed at location PA.
7.
Either 40H or 10H commands is valid.
8.
When writing commands to the device, the upper data bus [DQ
8
–DQ
15
] = X which is either V
IL
or V
IH
, to minimize current
draw.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PA28F200B5B80 | SMART 5 BOOT BLOCK FLASH MEMORY FAMILY 2, 4, 8 MBIT |
| PA28F400B5B80 | SMART 5 BOOT BLOCK FLASH MEMORY FAMILY 2, 4, 8 MBIT |
| PA28F800B5B90 | SMART 5 BOOT BLOCK FLASH MEMORY FAMILY 2, 4, 8 MBIT |
| PA28F200B5T60 | SMART 5 BOOT BLOCK FLASH MEMORY FAMILY 2, 4, 8 MBIT |
| PA28F400B5T60 | SMART 5 BOOT BLOCK FLASH MEMORY FAMILY 2, 4, 8 MBIT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PA28F800B5B-70 | 制造商:Intel 功能描述: |
| PA28F800B5B90 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:SMART 5 BOOT BLOCK FLASH MEMORY FAMILY 2, 4, 8 MBIT |
| PA28F800B5T70 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:SMART 5 BOOT BLOCK FLASH MEMORY FAMILY 2, 4, 8 MBIT |
| PA28F800B5T90 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:SMART 5 BOOT BLOCK FLASH MEMORY FAMILY 2, 4, 8 MBIT |
| PA28F800BVB120 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:8-MBIT (512K X 16, 1024K X 8) SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。