- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄367750 > PA28F400BVB80 (INTEL CORP) 4-MBIT (256K X 16, 512K X 8)SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY PDF資料下載
參數(shù)資料
| 型號(hào)： | PA28F400BVB80 |
| 廠(chǎng)商： | INTEL CORP |
| 元件分類(lèi)： | PROM |
| 英文描述： | 4-MBIT (256K X 16, 512K X 8)SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| 中文描述： | 256K X 16 FLASH 5V PROM, PDSO44 |
| 封裝： | 1.110 X 0.525 INCH, PLASTIC, SOP-44 |
| 文件頁(yè)數(shù)： | 22/50頁(yè) |
| 文件大小： | 559K |
| 代理商： | PA28F400BVB80 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)當(dāng)前第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)
28F400BX-T/B, 28F004BX-T/B
4.4.3.1 Status Register Bit Definition
Table 5. Status Register Definitions
WSMS
ESS
ES
PS
VPPS
R
R
R
7
6
5
4
3
2
1
0
NOTES:
SR.7
e
WRITE STATE MACHINE STATUS
1
e
Ready
0
e
Busy
Write State Machine Status bit must first be checked to
determine byte/word program or block erase comple-
tion, before the Program or Erase Status bits are
checked for success.
SR.6
e
ERASE SUSPEND STATUS
1
e
Erase Suspended
0
e
Erase in Progress/Completed
When Erase Suspend is issued, WSM halts execution
and sets both WSMS and ESS bits to ‘‘1’’. ESS bit re-
mains set to ‘‘1’’ until an Erase Resume command is
issued.
SR.5
e
ERASE STATUS
1
e
Error in Block Erasure
0
e
Successful Block Erase
When this bit is set to ‘‘1’’. WSM has applied the maxi-
mum number of erase pulses to the block and is still
unable to successfully perform an erase verify.
SR.4
e
PROGRAM STATUS
1
e
Error In Byte/Word Program
0
e
Successful Byte/Word Program
When this bit is set to ‘‘1’’, WSM has attempted but
failed to Program a byte or word.
SR.3
e
V
PP
STATUS
1
e
V
PP
Low Detect; Operation Abort
0
e
V
PP
OK
The V
PP
Status bit unlike an A/D converter, does not
provide continuous indication of V
PP
level. The WSM
interrogates the V
PP
level only after the byte write or
block erase command sequences have been entered
and informs the system if V
PP
has not been switched
on. The V
PP
Status bit is not guaranteed to report ac-
curate feedback between V
PPL
and V
PPH
.
SR.2–SR.0
e
RESERVED FOR
FUTURE ENHANCEMENTS
These bits are reserved for future use and should be
masked out when polling the Status Register.
4.4.3.2 Clearing the Status Register
Certain bits in the status register are set by the write
state machine, and can only be reset by the system
software. These bits can indicate various failure con-
ditions. By allowing the system software to control
the resetting of these bits, several operations may
be performed (such as cumulatively programming
several bytes or erasing multiple blocks in se-
quence). The status register may then be read to
determine if an error occurred during that program-
ming or erasure series. This adds flexibility to the
way the device may be programmed or erased. To
clear the status register, the Clear Status Register
command is written to the CUI. Then, any other
command may be issued to the CUI. Note again that
before a read cycle can be initiated, a Read Array
command must be written to the CUI to specify
whether the read data is to come from the array,
status register, or Intelligent Identifier.
4.4.4 PROGRAM MODE
Program is executed by a two-write sequence. The
Program Setup command is written to the CUI fol-
lowed by a second write which specifies the address
and data to be programmed. The write state ma-
chine will execute a sequence of internally timed
events to:
1. Program the desired bits of the addressed mem-
ory word (byte), and
2. Verify that the desired bits are sufficiently pro-
grammed.
Programming of the memory results in specific bits
within a byte or word being changed to a ‘‘0’’.
If the user attempts to program ‘‘1’’s, there will be no
change of the memory cell content and no error oc-
curs.
22
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PA28F400BVT120 | 4-MBIT (256K X 16, 512K X 8)SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| PA28F800BV-B60 | 2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| PA28F800BV-B80 | 2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| PA28F800BV-T80 | 2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| PA28F800BVB120 | 8-MBIT (512K X 16, 1024K X 8) SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PA28F400BV-B80 | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| PA28F400BVT120 | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:4-MBIT (256K X 16, 512K X 8)SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| PA28F400BVT60 | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:4-MBIT (256K X 16, 512K X 8)SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| PA28F400BV-T60 | 制造商:Intel 功能描述:NOR Flash, 256K x 16, 44 Pin, Plastic, SOP |
| PA28F400BVT80 | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:4-MBIT (256K X 16, 512K X 8)SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。