參數(shù)資料
型號： P89C557E4
廠商： NXP Semiconductors N.V.
英文描述： Single-chip 8-bit microcontroller(單片8位微控制器)
中文描述： 單芯片8位微控制器（單片8位微控制器）
文件頁數(shù)： 30/72頁
文件大?。?/td> 525K
代理商： P89C557E4
Philips Semiconductors
Product specification
P83C557E4/P80C557E4/P89C557E4
Single-chip 8-bit microcontroller
1999 Mar 02
30
Table 23.
Description of S0CON bits
SM0
SM1
MODE
DESCRIPTION
BAUD RATE
0
0
0
Shift register
f
CLK
/12
0
1
1
8-bit UART
variable
1
0
2
9-bit UART
f
CLK
/64 or f
CLK
/32
1
1
3
9-bit UART
variable
6.9.2
The SIO1 of the P8xC557E4 provides the fast-mode, which allows a
fourthfold increase of the bitrate up to 400 kHz. Nevertheless it is
downward compatible, i.e. it can be used in a 0 to 100 Kbit/s I
2
C bus
system.
SIO1 (I
2
C-bus Interface)
Except from the bit rate selection (see Table 25) and the timing of
the SCL and SDA signals (see AC electrical characteristics in
section 11) the SIO circuit is the same as described in detail in the
80C51 Data Handbook IC20 for the 8xC552 microcontroller.
The I
2
C-bus is a simple bidirectional 2-wire bus for efficient inter-IC
data exchange. Features of the I
2
C-bus are:
Only two bus lines are required: a serial clock line (SCL) and a
serial data line (SDA)
Each device connected to the bus is software addressable by a
unique address
Masters can operate as Master-transmitter or as Master-receiver
It’s a true multi-master bus including collision detection and
arbitration to prevent data corruption if two or more masters
simultaneously initiate data transfer
Serial clock synchronization allows devices with different bit rates
to communicate via the same serial bus
ICs can be added to or removed from an I
2
C-bus system without
affecting any other circuit on the bus
Fault diagnostics and debugging are simple; malfunctions can be
immediately traced
For more information on the I
2
C-bus specification (including
fast-mode) please refer to the Philips publication number 9398 393
40011 and/or the 80C51 Data Handbook IC20.
The on-chip I
2
C logic provides a serial interface that meets the
I
2
C-bus specification, supporting all I
2
C-bus modes of operation,
they are:
Master transmitter
Master receiver
Slave transmitter
Slave receiver
The SI01 logic performs a byte oriented data transport, clock
generation, address recognition and bus control arbitration are all
controlled by hardware. Via two pins the external I
2
C-bus is
interfaced to the SIO1 logic:
SCL serial clock I/O and SDA serial data I/O, (see Special Function
Register bit S1CON.6/ENS1 for enabling the SIO1 logic).
The SIO1 logic handles byte transfer autonomously. It keeps track of
the serial transfers, and a status register (S1STA) reflects the status
of SIO1 and the I
2
C-bus.
Via the following four Special Function Registers the CPU interfaces
to the I
2
C logic.
S1CON
control register. Bit addressable by the CPU
S1STA
status register whose contents may be used as a
vector to service routines.
S1DAT
data shift register. The data byte is stable as long
as S1CON.3/SI=1.
S1ADR
slave address register. It’s LSB enables/ disables
general call address recognition.
相關PDF資料
PDF描述
P83C557E4 Single-chip 8-bit microcontroller(單片8位微控制器)
P80C557E4 Single-chip 8-bit microcontroller(單片8位微控制器)
P89C557E6 Single-chip 8-bit microcontroller(單片8位微控制器)
P80C557E6 Single-chip 8-bit microcontroller(單片8位微控制器)
P89C58 80C51 8-bit microcontroller family 4K/8K/16K/32K Flash
相關代理商/技術參數(shù)
參數(shù)描述
P89C557E4EBB 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single-chip 8-bit microcontroller
P89C557E4EFB 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single-chip 8-bit microcontroller
P89C557E4EFB/01,557 制造商:NXP Semiconductors 功能描述:
P89C58 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 8-bit microcontroller family 4K/8K/16K/32K Flash
P89C58BA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|8051 CPU|CMOS|LDCC|44PIN|PLASTIC
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*