- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1958 > P87LPC767BN,112 (NXP Semiconductors)IC 80C51 MCU 4K OTP 20-DIP PDF資料下載
參數(shù)資料
| 型號： | P87LPC767BN,112 |
| 廠商： | NXP Semiconductors |
| 文件頁數(shù)： | 44/61頁 |
| 文件大小： | 0K |
| 描述： | IC 80C51 MCU 4K OTP 20-DIP |
| 產(chǎn)品培訓模塊： | Migrating from 8/16-Bit MCUs to 32-Bit ARMs |
| 標準包裝： | 18 |
| 系列： | LPC700 |
| 核心處理器： | 8051 |
| 芯體尺寸： | 8-位 |
| 速度： | 20MHz |
| 連通性： | I²C，UART/USART |
| 外圍設(shè)備： | 欠壓檢測/復位，LED，POR，WDT |
| 輸入/輸出數(shù)： | 18 |
| 程序存儲器容量： | 4KB（4K x 8） |
| 程序存儲器類型： | OTP |
| RAM 容量： | 128 x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.7 V ~ 6 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 4x8b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | 0°C ~ 70°C |
| 封裝/外殼： | 20-DIP（0.300"，7.62mm） |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁面： | 706 (CN2011-ZH PDF) |
| 其它名稱： | 568-1018-5 935264008112 P87LPC767BN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
Philips Semiconductors
Product data
P87LPC767
Low power, low price, low pin count (20 pin)
microcontroller with 4-kbyte OTP and 8-bit A/D converter
2002 Mar 25
46
Additional Features
The AUXR1 register contains several special purpose control bits that
relate to several chip features. AUXR1 is described in Figure 37.
Software Reset
The SRST bit in AUXR1 allows software the opportunity to reset the
processor completely, as if an external reset or watchdog reset had
occurred. If a value is written to AUXR1 that contains a 1 at bit
position 3, all SFRs will be initialized and execution will resume at
program address 0000. Care should be taken when writing to
AUXR1 to avoid accidental software resets.
Dual Data Pointers
The dual Data Pointer (DPTR) adds to the ways in which the
processor can specify the address used with certain instructions.
The DPS bit in the AUXR1 register selects one of the two Data
Pointers. The DPTR that is not currently selected is not accessible
to software unless the DPS bit is toggled.
Specific instructions affected by the Data Pointer selection are:
INC DPTR
Increments the Data Pointer by 1.
JMP @A+DPTR
Jump indirect relative to DPTR value.
MOV DPTR, #data16 Load the Data Pointer with a 16-bit
constant.
MOVC A, @A+DPTR Move code byte relative to DPTR to the
accumulator.
MOVX A, @DPTR
Move data byte the accumulator to data
memory relative to DPTR.
MOVX @DPTR, A
Move data byte from data memory
relative to DPTR to the accumulator.
Also, any instruction that reads or manipulates the DPH and DPL
registers (the upper and lower bytes of the current DPTR) will be
affected by the setting of DPS. The MOVX instructions have limited
application for the P87LPC767 since the part does not have an
external data bus. However, they may be used to access EPROM
configuration information (see EPROM Characteristics section).
Bit 2 of AUXR1 is permanently wired as a logic 0. This is so that the
DPS bit may be toggled (thereby switching Data Pointers) simply by
incrementing the AUXR1 register, without the possibility of
inadvertently altering other bits in the register.
BIT
SYMBOL
FUNCTION
AUXR1.7
KBF
Keyboard Interrupt Flag. Set when any pin of port 0 that is enabled for the Keyboard Interrupt
function goes low. Must be cleared by software.
AUXR1.6
BOD
Brown Out Disable. When set, turns off brownout detection and saves power. See Power
Monitoring Functions section for details.
AUXR1.5
BOI
Brown Out Interrupt. When set, prevents brownout detection from causing a chip reset and allows
the brownout detect function to be used as an interrupt. See the Power Monitoring Functions
section for details.
AUXR1.4
LPEP
Low Power EPROM control bit. Allows power savings in low voltage systems. Set by software. Can
only be cleared by power-on or brownout reset. See the Power Reduction Modes section for
details.
AUXR1.3
SRST
Software Reset. When set by software, resets the P87LPC767 as if a hardware reset occurred.
AUXR1.2
—
This bit contains a hard-wired 0. Allows toggling of the DPS bit by incrementing AUXR1, without
interfering with other bits in the register.
AUXR1.1
—
Reserved for future use. Should not be set to 1 by user programs.
AUXR1.0
DPS
Data Pointer Select. Chooses one of two Data Pointers for use by the program. See text for details.
DPS
SU01639
—
0
SRST
LPEP
BOI
BOD
KBF
0
1
2
3
4
5
6
7
AUXR1
Reset Value: 00h
Not Bit Addressable
Address: A2h
Figure 37. AUXR1 Register
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P87LPC768FN,112 | IC 80C51 MCU 4K OTP 20-DIP |
| P89CV51RC2FA,512 | IC 80C51 MCU FLASH 32K 44-PLCC |
| P89LPC903FD,112 | IC 80C51 MCU FLASH 1K 8-SOIC |
| P89LPC908FD,112 | IC 80C51 MCU FLASH 1K 8-SOIC |
| P89LPC9107FN,112 | IC 80C51 MCU FLASH 1K 14-DIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P87LPC767FD | 功能描述:8位微控制器 -MCU 4K/128 OTP LPC ADC EXT SO20 RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| P87LPC767FD,512 | 功能描述:8位微控制器 -MCU 4K/128 OTP LPC ADC RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| P87LPC767FN | 功能描述:8位微控制器 -MCU 4K/128 OTP LPC ADC EXT RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| P87LPC767FN,112 | 功能描述:8位微控制器 -MCU 4K/128 OTP LPC RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| P87LPC767HD | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Low power, low price, low pin count 20 pin microcontroller with 4-kbyte OTP and 8-bit A/D converter |
發(fā)布緊急采購，3分鐘左右您將得到回復。