- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3797 > P87LPC764BN,112 (NXP Semiconductors)IC 80C51 MCU 4K OTP 20-DIP PDF資料下載
參數(shù)資料
| 型號： | P87LPC764BN,112 |
| 廠商： | NXP Semiconductors |
| 文件頁數(shù)： | 9/60頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC 80C51 MCU 4K OTP 20-DIP |
| 產(chǎn)品培訓(xùn)模塊： | Migrating from 8/16-Bit MCUs to 32-Bit ARMs |
| 標(biāo)準(zhǔn)包裝： | 18 |
| 系列： | LPC700 |
| 核心處理器： | 8051 |
| 芯體尺寸： | 8-位 |
| 速度： | 20MHz |
| 連通性： | I²C，UART/USART |
| 外圍設(shè)備： | 欠壓檢測/復(fù)位，LED，POR，WDT |
| 輸入/輸出數(shù)： | 18 |
| 程序存儲器容量： | 4KB（4K x 8） |
| 程序存儲器類型： | OTP |
| RAM 容量： | 128 x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.7 V ~ 6 V |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | 0°C ~ 70°C |
| 封裝/外殼： | 20-DIP（0.300"，7.62mm） |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁面： | 706 (CN2011-ZH PDF) |
| 其它名稱： | 568-1017-5 935263359112 P87LPC764BN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
Philips Semiconductors
Product data
P87LPC764
Low power, low price, low pin count (20 pin)
microcontroller with 4 kbyte OTP
2003 Sep 03
16
Table 1. Interaction of TIRUN with SLAVEN, MASTRQ, and MASTER
SLAVEN,
MASTRQ,
MASTER
TIRUN
OPERATING MODE
All 0
0
The I2C interface is disabled. Timer I is cleared and does not run. This is the state assumed after a reset. If an I2C
application wants to ignore the I2C at certain times, it should write SLAVEN, MASTRQ, and TIRUN all to zero.
All 0
1
The I2C interface is disabled.
Any or all 1
0
The I2C interface is enabled. The 3 low-order bits of Timer I run for min-time generation, but the hi-order bits do
not, so that there is no checking for I2C being “hung.” This configuration can be used for very slow I2C operation.
Any or all 1
1
The I2C interface is enabled. Timer I runs during frames on the I2C, and is cleared by transitions on SCL, and by
Start and Stop conditions. This is the normal state for I2C operation.
Table 2. CT1, CT0 Values
CT1, CT0
Min Time Count
(Machine Cycles)
CPU Clock Max
(for 100 kHz I2C)
Timeout Period
(Machine Cycles)
1 0
7
8.4 MHz
1023
0 1
6
7.2 MHz
1022
0 0
5
6.0 MHz
1021
1 1
4
4.8 MHz
1020
Interrupts
The P87LPC764 uses a four priority level interrupt structure. This
allows great flexibility in controlling the handling of the P87LPC764’s
many interrupt sources. The P87LPC764 supports up to 12 interrupt
sources.
Each interrupt source can be individually enabled or disabled by
setting or clearing a bit in registers IEN0 or IEN1. The IEN0
register also contains a global disable bit, EA, which disables all
interrupts at once.
Each interrupt source can be individually programmed to one of four
priority levels by setting or clearing bits in the IP0, IP0H, IP1, and
IP1H registers. An interrupt service routine in progress can be
interrupted by a higher priority interrupt, but not by another interrupt
of the same or lower priority. The highest priority interrupt service
cannot be interrupted by any other interrupt source. So, if two
requests of different priority levels are received simultaneously, the
request of higher priority level is serviced.
If requests of the same priority level are received simultaneously, an
internal polling sequence determines which request is serviced. This
is called the arbitration ranking. Note that the arbitration ranking is
only used to resolve simultaneous requests of the same priority level.
Table 3 summarizes the interrupt sources, flag bits, vector
addresses, enable bits, priority bits, arbitration ranking, and whether
each interrupt may wake up the CPU from Power Down mode.
Table 3. Summary of Interrupts
Description
Interrupt
Flag Bit(s)
Vector
Address
Interrupt
Enable Bit(s)
Interrupt
Priority
Arbitration
Ranking
Power Down
Wakeup
External Interrupt 0
IE0
0003h
EX0 (IEN0.0)
IP0H.0, IP0.0
1 (highest)
Yes
Timer 0 Interrupt
TF0
000Bh
ET0 (IEN0.1)
IP0H.1, IP0.1
4
No
External Interrupt 1
IE1
0013h
EX1 (IEN0.2)
IP0H.2, IP0.2
6
Yes
Timer 1 Interrupt
TF1
001Bh
ET1 (IEN0.3)
IP0H.3, IP0.3
9
No
Serial Port Tx and Rx
TI & RI
0023h
ES (IEN0.4)
IP0H.4, IP0.4
11
No
Brownout Detect
BOF
002Bh
EBO (IEN0.5)
IP0H.5, IP0.5
2
Yes
I2C Interrupt
ATN
0033h
EI2 (IEN1.0)
IP1H.0, IP1.0
5
No
KBI Interrupt
KBF
003Bh
EKB (IEN1.1)
IP1H.1, IP1.1
7
Yes
Comparator 2 interrupt
CMF2
0043h
EC2 (IEN1.2)
IP1H.2, IP1.2
10
Yes
Watchdog Timer
WDOVF
0053h
EWD (IEN0.6)
IP0H.6, IP0.6
3
Yes
Comparator 1 interrupt
CMF1
0063h
EC1 (IEN1.5)
IP1H.5, IP1.5
8
Yes
Timer I interrupt
–
0073h
ETI (IEN1.7)
IP1H.7, IP1.7
12 (lowest)
No
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| C8051F920-GQ | IC 8051 MCU 32K FLASH 32-LQFP |
| LPC1313FBD48/01,15 | MCU CORTEX M3 32KB FLASH 48-LQFP |
| P80C32SBPN,112 | IC 80C51 MCU 256X8 ROMLESS 40DIP |
| P89LPC985FA,529 | IC 80C51 MCU 8KB FLASH 28PLCC |
| P89LPC983FDH,529 | IC 80C51 MCU 4KB FLASH 28TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P87LPC764FD | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Low power, low price, low pin count 20 pin microcontroller with 4 kbyte OTP |
| P87LPC764FD,512 | 功能描述:8位微控制器 -MCU 4K/128 OTP 2.7-6V EXT SO20 RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| P87LPC764FD512 | 制造商:Rochester Electronics LLC 功能描述: 制造商:NXP Semiconductors 功能描述: |
| P87LPC764FDH | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Low power, low price, low pin count (20 pin) microcontroller with 4 kbyte OTP |
| P87LPC764FDH,512 | 功能描述:8位微控制器 -MCU 14 PIN MCU 1KBYTE OTP RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。