- 您現在的位置：買賣IC網 > PDF目錄367697 > P51XAG30KFBD (NXP SEMICONDUCTORS) XA 16-bit microcontroller family 32K/512 OTP/ROM/ROMless, watchdog, 2 UARTs PDF資料下載
參數資料
| 型號： | P51XAG30KFBD |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | XA 16-bit microcontroller family 32K/512 OTP/ROM/ROMless, watchdog, 2 UARTs |
| 中文描述： | 16-BIT, 30 MHz, MICROCONTROLLER, PQFP44 |
| 封裝： | PLASTIC, LQFP-44 |
| 文件頁數： | 12/36頁 |
| 文件大?。?/td> | 208K |
| 代理商： | P51XAG30KFBD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
Philips Semiconductors
Product specification
XA-G3
XA 16-bit microcontroller family
32K/512 OTP/ROM/ROMless, watchdog, 2 UARTs
1999 Apr 07
12
timer register is loaded with FFFF hex. The underflow also sets the
TF2 flag, which can generate an interrupt if enabled.
The external flag EXF2 toggles when Timer 2 underflows or
overflows. This EXF2 bit can be used as a 17th bit of resolution, if
needed. the EXF2 flag does not generate an interrupt in this mode.
As the baud rate generator, timer T2 is incremented by TCLK.
Baud Rate Generator Mode
By setting the TCLKn and/or RCLKn in T2CON or T2MOD, the
Timer 2 can be chosen as the baud rate generator for either or both
UARTs. The baud rates for transmit and receive can be
simultaneously different.
Programmable Clock-Out
A 50% duty cycle clock can be programmed to come out on P1.6.
This pin, besides being a regular I/O pin, has two alternate
functions. It can be programmed (1) to input the external clock for
Timer/Counter 2 or (2) to output a 50% duty cycle clock ranging from
3.58Hz to 3.75MHz at a 30MHz operating frequency.
To configure the Timer/Counter 2 as a clock generator, bit C/T2 (in
T2CON) must be cleared and bit T20E in T2MOD must be set. Bit
TR2 (T2CON.2) also must be set to start the timer.
The Clock-Out frequency depends on the oscillator frequency and
the reload value of Timer 2 capture registers (TCAP2H, TCAP2L) as
shown in this equation:
TCLK
TCAP2H,TCAP2L)
2
(65536
In the Clock-Out mode Timer 2 roll-overs will not generate an
interrupt. This is similar to when it is used as a baud-rate generator.
It is possible to use Timer 2 as a baud-rate generator and a clock
generator simultaneously. Note, however, that the baud-rate will be
1/8 of the Clock-Out frequency.
Table 1. Timer 2 Operating Modes
TR2
CP/RL2
RCLK+TCLK
DCEN
MODE
0
X
X
X
Timer off (stopped)
1
0
0
0
16-bit auto-reload, counting up
1
0
0
1
16-bit auto-reload, counting up or down depending on T2EX pin
1
1
0
X
16-bit capture
1
X
1
X
Baud rate generator
T0OE
LSB
MSB
BIT
TSTAT.2
SYMBOL
T1OE
FUNCTION
When 0, this bit allows the T1 pin to clock Timer 1 when in the counter mode.
When 1, T1 acts as an output and toggles at every Timer 1 overflow.
When 0, this bit allows the T0 pin to clock Timer 0 when in the counter mode.
When 1, T0 acts as an output and toggles at every Timer 0 overflow.
TSTAT.0
T0OE
SU00612B
—
T1OE
—
—
—
—
—
TSTAT Address:411
Bit Addressable
Reset Value: 00H
Figure 5. Timer 0 And 1 Extended Status (TSTAT)
DCEN
BIT
T2MOD.5 RCLK1
T2MOD.4 TCLK1
SYMBOL
FUNCTION
Receive Clock Flag.
Transmit Clock Flag. RCLK1 and TCLK1 are used to select Timer 2 overflow rate as a clock source
for UART1 instead of Timer T1.
When 0, this bit allows the T2 pin to clock Timer 2 when in the counter mode.
When 1, T2 acts as an output and toggles at every Timer 2 overflow.
Controls count direction for Timer 2 in autoreload mode.
DCEN=0 counter set to count up only
DCEN=1 counter set to count up or down, depending on T2EX (see text).
T2MOD.1 T2OE
T2MOD.0 DCEN
SU00610B
T2OE
—
—
TCLK1
RCLK1
—
—
T2MOD Address:419
Bit Addressable
Reset Value: 00H
LSB
MSB
Figure 6. Timer 2 Mode Control (T2MOD)
相關PDF資料 |
PDF描述 |
|---|---|
| P51XAG33KBA | XA 16-bit microcontroller family 32K/512 OTP/ROM/ROMless, watchdog, 2 UARTs |
| P51XAG33KBBD | XA 16-bit microcontroller family 32K/512 OTP/ROM/ROMless, watchdog, 2 UARTs |
| P51XAG33KFA | XA 16-bit microcontroller family 32K/512 OTP/ROM/ROMless, watchdog, 2 UARTs |
| P51XAG33KFBD | XA 16-bit microcontroller family 32K/512 OTP/ROM/ROMless, watchdog, 2 UARTs |
| P5506BVG | N-Channel Logic Level Enhancement Mode Field Effect Transistor |
相關代理商/技術參數 |
參數描述 |
|---|---|
| P51XAG30KFBD-S | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microcontroller |
| P51XAG33GBA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microcontroller |
| P51XAG33GBBD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microcontroller |
| P51XAG33GFA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microcontroller |
| P51XAG33GFBD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復。