參數(shù)資料
型號: P4C174-25CMB
廠商: PYRAMID SEMICONDUCTOR CORP
元件分類: DRAM
英文描述: HIGH SPEED 8K x 8 CACHE TAG STATIC RAM
中文描述: 8K X 8 CACHE TAG SRAM, 25 ns, CDIP28
封裝: 0.300 INCH, SIDE BRAZED, CERAMIC, DIP-28
文件頁數(shù): 5/12頁
文件大?。?/td> 290K
代理商: P4C174-25CMB
P4C174
Page 5 of 12
Document #
SRAM118
REV C
Notes:
1. Transition is measured ±200 mV from steady state voltage with
Output
Load B. This parameter is sampled, not 100% tested.
2.
CE
is LOW,
OE
is LOW,
WE
is HIGH for READ cycle.
CE
or
WE
must
be HIGH during address transitions.
3. All address lines are valid no later than the transition of
CE
to LOW.
4. READ cycle time is measured from the last valid address to the first
transitioning address.
5. Powerup occurs as a result of any of the following conditions:
a) Falling edge of
CE
.
b) Falling edge of
WE
(
CE
active).
c) Any address line transition (
CE
active).
d) Any Data line transition (
CE
and
WE
active).
This device automatically powers down after T
has elapsed from
any of the prior conditions. Power dissipation is therefore a function
of cycle rate, not
CE
pulse width.
6.
CE
is LOW,
WE
is LOW for WRITE cycle.
CE
or
WE
must be HIGH
during address transitions.
7. WRITE cycle time is measured from the last valid address to the first
transitioning address.
8.
OE
is LOW for this WRITE cycle to show T
WZ
and T
OW
.
READ CYCLE NO. 2 (ADDRESS CONTROLLED)
(2)
READ CYCLE NO. 3 (
CE
CONTROLLED)
(2, 3)
相關(guān)PDF資料
PDF描述
P4C174-25JM HIGH SPEED 8K x 8 CACHE TAG STATIC RAM
P4C174-25JMB HIGH SPEED 8K x 8 CACHE TAG STATIC RAM
P4C174-25PM HIGH SPEED 8K x 8 CACHE TAG STATIC RAM
P4C174-25PMB HIGH SPEED 8K x 8 CACHE TAG STATIC RAM
P4C174-8CC HIGH SPEED 8K x 8 CACHE TAG STATIC RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P4C188-30PC 制造商:PERF SEMI 功能描述:
P4C214-13PP52C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 SRAM
P4C214-17PP52C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 SRAM
P4C214-20PP52C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 SRAM
P4C214-25GR52B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 SRAM