![](http://datasheet.mmic.net.cn/370000/P3S12XEP100J1CAGR_datasheet_16728231/P3S12XEP100J1CAGR_120.png)
Chapter 2 Port Integration Module (S12XEPIMV1)
MC9S12XE-Family Reference Manual , Rev. 1.07
120
Freescale Semiconductor
2.3.30
Port S Input Register (PTIS)
2
PTS
Port S general purpose input/output data
—Data Register
Port S bits 2 is associated with the RXD signal of the SCI1 module .
When not used with the alternative function, this pin can be used as general purpose I/O.
If the associated data direction bit of this pin is set to 1, a read returns the value of the port register, otherwise the
buffered pin input state is read.
1
PTS
Port S general purpose input/output data
—Data Register
Port S pin 3 is associated with the TXD signal of the SCI0 module.
When not used with the alternative function, this pin can be used as general purpose I/O.
If the associated data direction bit of this pin is set to 1, a read returns the value of the port register, otherwise the
buffered pin input state is read.
0
PTS
Port S general purpose input/output data
—Data Register
Port S bits 2 is associated with the RXD signal of the SCI0 module.
When not used with the alternative function, this pin can be used as general purpose I/O.
If the associated data direction bit of this pin is set to 1, a read returns the value of the port register, otherwise the
buffered pin input state is read.
Address 0x0249
Access: User read
1
1
Read: Anytime.
Write:Never, writes to this register have no effect.
7
6
5
4
3
2
1
0
R
PTIS7
PTIS6
PTIS5
PTIS4
PTIS3
PTIS2
PTIS1
PTIS0
W
Reset
u
u
u
u
u
u
u
u
= Unimplemented or Reserved
u = Unaffected by reset
Figure 2-28. Port S Input Register (PTIS)
Table 2-26. PTIS Register Field Descriptions
Field
Description
7-0
PTIS
Port S input data
—
This register always reads back the buffered state of the associated pins. This can also be used to detect overload
or short circuit conditions on output pins.
Table 2-25. PTS Register Field Descriptions (continued)
Field
Description