![](http://datasheet.mmic.net.cn/370000/P312XDP512F0VFV_datasheet_16728159/P312XDP512F0VFV_609.png)
Chapter 16 Interrupt (S12XINTV1)
MC9S12XDP512 Data Sheet, Rev. 2.17
Freescale Semiconductor
609
If the interrupt source is unknown (for example, in the case where an interrupt request becomes inactive
after the interrupt has been recognized, but prior to the vector request), the vector address supplied to the
CPU will default to that of the spurious interrupt vector.
NOTE
Care must be taken to ensure that all exception requests remain active until
thesystembeginsexecutionoftheapplicableserviceroutine;otherwise,the
exception request may not get processed at all or the result may be a
spurious interrupt request (vector at address (vector base + 0x0010)).
16.4.5
Reset Exception Requests
The XINT supports three system reset exception request types (please refer to CRG for details):
1. Pin reset, power-on reset, low-voltage reset, or illegal address reset
2. Clock monitor reset request
3. COP watchdog reset request
16.4.6
Exception Priority
Thepriority(fromhighesttolowest)andaddressofallexceptionvectorsissuedbytheXINTuponrequest
by the CPU is shown in
Table 16-8
.
Table 16-8. Exception Vector Map and Priority
Vector Address
1
1
16 bits vector address based
Source
0xFFFE
0xFFFC
0xFFFA
Pin reset, power-on reset, low-voltage reset, illegal address reset
Clock monitor reset
COP watchdog reset
Unimplemented opcode trap
Software interrupt instruction (SWI) or BDM vector request
XIRQ interrupt request
IRQ interrupt request
(Vector base + 0x00F8)
(Vector base + 0x00F6)
(Vector base + 0x00F4)
(Vector base + 0x00F2)
(Vector base + 0x00F0–0x0012) Device specific I bit maskable interrupt sources (priority determined by the associated
configuration registers, in descending order)
(Vector base + 0x0010)
Spurious interrupt