參數(shù)資料
型號: OZ990
英文描述: MCU CMOS 44 LD 4MHZ 4K EPRM, -40C to +85C, 44-PLCC, TUBE
中文描述: 電源管理單元(PMU)
文件頁數(shù): 2/5頁
文件大小: 39K
代理商: OZ990
OZ990
OZ990-SF-1.6
Page 2
PIN ASSIGNMENT
PIN CONFIGURATION
Name
SMBCLK
SMBus Clock Input for SMBus protocol communication.
SMBDATA
2
SMBus Data Input/Output for SMBus protocol communication.
PWRGD
3
This pin indicates that the host
system
s power, including the Core Logic chipsets, is stable. Before the host
system
s power is stable, this input pin will tri-state all the output pins from OZ990 with the exception of the
Power Control pins. The state of the PWRGD pin determines whether the OZ990 is in PMU or Alternate
PMU mode when RESETN is active. When pin MODE=1 and pin PWRGD=0, the OZ990 is in PMU mode.
When pin MODE=1 and pin PWRGD=1, the OZ990 is in Alternate PMU mode.
MODE
4
I
TTL
The OZ990 has 3 modes of operation: GPIO(with 20 GPIOs available), PMU(with 16 GPIOs available), and
Alternate PMU(with 16 GPIOs available). To use the OZ990 as a PMU, tie MODE pin to VDD and set
PWRGD LOW. For Alternate PMU mode, tie MODE pin to VDD and set PWRGD HIGH. For GPIO-only
mode, tie MODE pin LOW. Refer to MODE description for more details.
PC[3:0]/
GPIO[19:16]
Pins PC[3:0]/GPIO[19:16] can be used as Power Control outputs for cold start, reset, Suspend, and Wakeup
or as regular GPIOs. Upon power up, if the OZ990 is in PMU mode, PC[3:0] will default to 0, with OZ990
initially in Suspend mode. By default, on a falling edge-triggered SRBTN#/GPIO[15] (with Wakeup function),
PC[3:0] will be set to 1 to power on the system. On a subsequent trigger of GPIO[15:8]
s Suspend and
Wakeup functions, the values in PC_SUSPEND[3:0] and PC_WAKE[3:0] in register 0Bh will be copied onto
the PC[3:0] output pins. Additionally, the OZ990 provides a power sequencing feature that allows up to 8
different programmable values of staggering time for the PC[3:0] outputs. PC[3:0] are also programmable
just like the GPIO[19:16] pins but with bits PCI[3:0] in register 0Bh as input data and PCO[3:0] in register
0Ch as output data values.
GPIO[0]/
SMIEVENT
Fully programmable GPIOs that can be used for a variety of dedicated or specific functions. Pin GPIO[0] has
SMIEVENT output as an alternate function. GPIO[0] defaults as outputs in PMU mode, and as input in
Alternate PMU and GPIO modes. It is also programmable to function as either GPI[0] input, GPO[0]output,
ALF[0] output, PWRON input, WAKE_DIS input, or ID[0] input(in Alternate PMU and GPIO modes). When
implementing as ID[0] input, GPIO[0]/SMIEVENT pin is internally latched from external pull-ups or pull-
downs, when RESETN is LOW. The values will be stored permanently in the ID Register and
GPIO[0]/SMIEVENT pin can then be reconfigured as an output. Refer to GPIO Config.1&2 Registers for
more details and GPIO Config. Tables for input/output selections.
Pin No.
1
Type
I
Input
TTL
Drive
-
Definition
SMBus Clock Input
I/O
TTL
12mA
SMBus Data Input/Output
I
TTL
-
Host System Power Good
-
OZ990 Mode Input
[8:5]
I/O
TTL
4mA
Power Control Outputs /
General Purpose I/Os
9
I/O
TTL
4mA
General Purpose I/O /
SMIEVENT
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
SMBCLK
SMBDATA
PWRGD
MODE
PC[0] / GPIO[16]
PC[1] / GPIO[17]
PC[2] / GPIO[18]
PC[3] / GPIO[19]
GPIO[0] / SMIEVENT
GPIO[1] / WAKE
GPIO[2] / SMBALERT#
GPIO[3]
GPIO[4]
GND
VCC
32KHZ
RESETN
SRBTN # / GPIO[15]
GPIO[14]
GPIO[13]
GPIO[12]
GPIO[11]
GPIO[10]
GPIO[9]
GPIO[8]
SMBIDSEL[2] / GPO[7]
SMBIDSEL]1] / GPO[6]
SMBIDSEL[0] / GPO [5]
相關(guān)PDF資料
PDF描述
OZ990S Intelligent Manager Smart PMU/GPIO
P0130AA1EA3 0.8A SCRs
P0130 0.8A SCRs
P0130AA 0.8A SCRs
P0130AA2AL3 0.8A SCRs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
OZ990S 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Intelligent Manager Smart PMU/GPIO
OZ992 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Intelligent Manager Smart ACPI GPIO/SCI
OZ9926 制造商:未知廠家 制造商全稱:未知廠家 功能描述:OZ9926電路圖
OZ992S 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Intelligent Manager Smart ACPI GPIO/SCI
OZ9932GN 制造商:未知廠家 制造商全稱:未知廠家 功能描述: