- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384797 > OR3C80 (Lineage Power) Field-Programmable Gate Arrays(現(xiàn)場(chǎng)可編程門陣列) PDF資料下載
參數(shù)資料
| 型號(hào)： | OR3C80 |
| 廠商： | Lineage Power |
| 英文描述： | Field-Programmable Gate Arrays(現(xiàn)場(chǎng)可編程門陣列) |
| 中文描述： | 現(xiàn)場(chǎng)可編程門陣列（現(xiàn)場(chǎng)可編程門陣列） |
| 文件頁(yè)數(shù)： | 1/8頁(yè) |
| 文件大?。?/td> | 232K |
| 代理商： | OR3C80 |
Product Brief
April 1999
ORCA
Series 3C and 3T Field-Programmable Gate Arrays
Features
I
High-performance, cost-effective, 0.35 μm and 0.3 μm
4-level metal technology (4- or 5-input look-up table
delay of 1.1 ns with -7 speed grade in 0.3 μm).
I
Same basic architecture as lower-voltage, advanced
process technology Series 3 architecture (see ORCA
Series 3LxxxB FPGAs documentation).
I
Up to 186,000 usable system gates.
I
Up to 452 user I/Os. (OR3Txxx I/Os are 5 V tolerant to
allow interconnection to both 3.3 V and 5 V devices,
selectable on a per-pin basis.)
I
Pin-selectable I/O clamping diodes provide 5 V or 3.3 V
PCI compliance and 5 V tolerance on OR3Txxx devices.
I
Twin-quad programmable function unit (PFU) architec-
ture with eight 16-bit look-up tables (LUTs) per PFU,
organized in two nibbles for use in nibble- or byte-wide
functions. Allows for mixed arithmetic and logic functions
in a single PFU.
I
Nine user registers per PFU, one following each LUT,
plus one extra. All have programmable clock enable and
local set/reset, plus a global set/reset that can be dis-
abled per PFU.
I
Flexible input structure (FINS) of the PFUs provides a
routability enhancement for LUTs with shared inputs and
the logic flexibility of LUTs with independent inputs.
I
Fast-carry logic and routing to adjacent PFUs for nibble-,
byte-wide, or longer arithmetic functions, with the
new
option to register the PFU carry-out.
I
Softwired LUTs (SWL) allow fast cascading of up to
three levels of LUT logic in a single PFU for up to 40%
speed improvement.
I
Supplemental logic and interconnect cell (SLIC) provides
3-statable buffers, up to 10-bit decoder, and PAL*-like
AND-OR-INVERT (AOI) in each programmable logic cell
(PLC), with over 50% speed improvement typical.
I
Abundant hierarchical routing resources based on rout-
ing two data nibbles and two control lines per set provide
for faster place and route implementations and less rout-
ing delay.
I
TTL or CMOS input levels programmable per pin for the
OR3Cxxx (5.0 V) devices.
I
Individually programmable drive capability: 12 mA sink/
6 mA source or 6 mA sink/3 mA source.
I
Built-in boundary scan (IEEE
1149.1 JTAG) and
TS_ALL testability function to 3-state all I/O pins.
I
Enhanced system clock routing for low-skew, high-speed
clocks originating on-chip or at any I/O.
I
Up to four ExpressCLK inputs allow extremely fast clock-
ing of signals on- and off-chip plus access to internal
general clock routing.
I
StopCLK feature to glitchlessly stop/start the Express-
CLKs independently by user command.
I
Programmable I/O (PIO) has:
— Fast-capture input latch and input flip-flop (FF)/latch
for reduced input setup time and zero hold time.
— Capability to (de)multiplex I/O signals.
— Fast access to SLIC for decodes and PAL-like func-
tions.
— Output FF and two-signal function generator to
reduce CLK
to
output propagation delay.
— Fast open-drain drive capability.
— Capability to register 3-state enable signal.
I
Baseline FPGA family used in Series 3+ FPSCs (field-
programmable system chips) which combine FPGA logic
and standard-cell logic on one device.
* PALis a trademark of Advanced Micro Devices, Inc.
IEEE is a registered trademark of The Institute of Electrical and
Electronics Engineers, Inc.
Table 1. Lucent Technologies’ ORCASeries 3C and 3T FPGAs
The system gate counts range from a logic-only gate count to a gate count assuming 30% of the PFUs/SLICs being used as RAMs.
The logic-only gate count includes each PFU/SLIC (counted as 108 gates/PFU), including 12 gates per LUT/FF pair (eight per PFU), and
12 gates per SLIC/FF pair (one per PFU). Each of the four PIOs per PIC is counted as 16 gates (three FFs, fast-capture latch, output logic,
CLK, and I/O buffers). PFUs used as RAM are counted at four gates per bit, with each PFU capable of implementing a 32 x 4 RAM (or 512
gates) per PFU.
Device
System
Gates
36K
48K
80K
116K
186K
LUTs
Registers
Max User RAM
User I/Os
Array Size
Process
Technology
0.3 μm/4 LM
0.3 μm/4 LM
0.3 μm/4 LM
0.3 μm/4 LM
0.3 μm/4 LM
OR3T20
OR3T30
OR3C/3T55
OR3C/3T80
OR3T125
1152
1568
2592
3872
6272
1872
2436
3780
5412
8400
18K
25K
42K
62K
100K
196
228
292
356
452
12 x 12
14 x 14
18 x 18
22 x 22
28 x 28
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| OR3L165B | Field-Programmable Gate Arrays(現(xiàn)場(chǎng)可編程門陣列) |
| OR3L225B | Field-Programmable Gate Arrays(現(xiàn)場(chǎng)可編程門陣列) |
| OR3LP26B | Field-Programmable System Chip，Embedded Master/Target PCI Bus Interface(現(xiàn)場(chǎng)可編程系統(tǒng)芯片，嵌入式主機(jī)/從機(jī)PCI總線接口) |
| OR4E10 | Field-Programmable Gate Arrays(現(xiàn)場(chǎng)可編程門陣列) |
| OR4E14 | Field-Programmable Gate Arrays(現(xiàn)場(chǎng)可編程門陣列) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| OR3C80-4BA352 | 制造商:AGERE 制造商全稱:AGERE 功能描述:3C and 3T Field-Programmable Gate Arrays |
| OR3C804BA352-DB | 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 3872 LUT 356 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| OR3C80-4BA352I | 制造商:AGERE 制造商全稱:AGERE 功能描述:3C and 3T Field-Programmable Gate Arrays |
| OR3C804BA352I-DB | 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 3872 LUT 356 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| OR3C80-4BC432 | 制造商:AGERE 制造商全稱:AGERE 功能描述:3C and 3T Field-Programmable Gate Arrays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。