![](http://datasheet.mmic.net.cn/ON-Semiconductor/NBSG16MMNR2_datasheet_99105/NBSG16MMNR2_2.png)
NBSG16M
http://onsemi.com
2
VCC NC VEE VEE
VCC VBB VEE VEE
VCC
Q
VCC
VTD
D
VTD
5
678
16
15
14
13
12
11
10
9
1
2
3
4
NBSG16M
Exposed Pad (EP)
Figure 1. QFN16 Pinout (Top View)
Table 1. PIN DESCRIPTION
Pin
Name
I/O
Description
1
VTD
Internal 50 W Termination Pin. See Table
2. (Note
3)2
D
LVDS, CML, ECL, LVTTL,
LVCMOS Input
Inverted Differential Input (Note
3)3
D
LVDS, CML, ECL, LVTTL,
LVCMOS Input
Noninverted Differential Input. (Note
3)4
VTD
Internal 50 W Termination Pin. See Table
2. (Note
3)5
VCC
Positive Supply Voltage. All VCC pins must be externally connected to Power Supply to guar-
antee proper operation.
6
NC
7
VEE
Negative Supply Voltage. All VEE pins must be externally connected to Power Supply to guar-
antee proper operation.
8
VEE
Negative Supply Voltage. All VEE pins must be externally connected to Power Supply to guar-
antee proper operation.
9
VCC
Positive Supply Voltage. All VCC pins must be externally connected to Power Supply to guar-
antee proper operation.
10
Q
CML Output
Noninverted CML Differential Output with Internal 50 W Source Termination Resistor. (Note
2)11
Q
CML Output
Inverted CML Differential Output with Internal 50 W Source Termination Resistor. (Note
2)12
VCC
Positive Supply Voltage. All VCC pins must be externally connected to Power Supply to guar-
antee proper operation.
13
VEE
Negative Supply Voltage. All VEE pins must be externally connected to Power Supply to guar-
antee proper operation.
14
VEE
Negative Supply Voltage. All VEE pins must be externally connected to Power Supply to guar-
antee proper operation.
15
VBB
Internally Generated ECL Reference Output Voltage
16
VCC
Positive Supply Voltage. All VCC pins must be externally connected to Power Supply to guar-
antee proper operation.
EP
The Exposed Pad (EP) and the QFN16 package bottom is thermally connected to the die
for improved heat transfer out of package. The exposed pad must be attached to a heat
sinking conduit. The pad is not electrically connected to the die but may be electrically and
thermally connected to VEE on the PC board.
1. The NC pins are electrically connected to the die and MUST be left open.
2. CML outputs require 50 W receiver termination resistor to VCC for proper operation.
3. In the differential configuration when the input termination pin (VTD, VTD) are connected to a common termination voltage, and if no signal
is applied then the device will be susceptible to selfoscillation.