- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄2038 > NB7V52MMNHTBG (ON Semiconductor)IC FLIP FLOP DATA/CLOCK D 16-QFN PDF資料下載
參數(shù)資料
| 型號(hào)： | NB7V52MMNHTBG |
| 廠商： | ON Semiconductor |
| 文件頁(yè)數(shù)： | 3/10頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC FLIP FLOP DATA/CLOCK D 16-QFN |
| 標(biāo)準(zhǔn)包裝： | 100 |
| 功能： | 復(fù)位 |
| 類(lèi)型： | D 型 |
| 輸出類(lèi)型： | 差分 |
| 元件數(shù)： | 1 |
| 每個(gè)元件的位元數(shù)： | 1 |
| 延遲時(shí)間 - 傳輸： | 300ps |
| 觸發(fā)器類(lèi)型： | 負(fù)邊沿 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 16-VFQFN 裸露焊盤(pán) |
| 包裝： | 帶卷 (TR) |
NB7V52M
http://onsemi.com
2
VTCLK CLK CLK VTCLK
VTR
R
VTR
VCC
Q
VEE
VTD
D
VTD
5
678
16
15
14
13
12
11
10
9
1
2
3
4
NB7V52M
Exposed Pad (EP)
Figure 2. Pin Configuration (Top View)
Table 1. INPUT/OUTPUT SELECT TRUTH TABLE
R
D
CLK
Q
H
x
L
Z
L
H
Z
H
Z = LOW to HIGH Transition
x = Don’t care
Table 1. Pin Description
Pin
Name
I/O
Description
1
VTD
Internal 50 W Termination Pin for D
2
D
LVPECL, CML,
LVDS Input
Noninverted Differential Data Input. (Note 1)
3
D
LVPECL, CML,
LVDS Input
Inverted Differential Data Input. (Note 1)
4
VTD
Internal 50 W Termination Pin for D
5
VTCLK
Internal 50 W Termination Pin for CLK
6
CLK
LVPECL, CML,
LVDS Input
Noninverted Differential Clock Input. (Note 1)
7
CLK
LVPECL, CML,
LVDS Input
Inverted Differential Clock Input. (Note 1)
8
VTCLK
Internal 50 W Termination Pin for CLK
9
VEE
Negative Supply Voltage. (Note 2)
10
Q
CML Output
Inverted Differential Output
11
Q
CML Output
Noninverted Differential Output
12
VCC
Positive Supply Voltage. (Note 2)
13
VTR
Internal 50 W Termination Pin for R
14
R
LVPECL, CML,
LVDS Input
Noninverted Asynchronous Differential Reset Input. (Note 1)
15
R
LVPECL, CML,
LVDS Input
Inverted Asynchronous Differential Reset Input. (Note 1)
16
VTR
Internal 50 W Termination Pin for R
EP
The Exposed Pad (EP) on the QFN16 package bottom is thermally connected to the die for
improved heat transfer out of package. The exposed pad must be attached to a heatsinking
conduit. The pad is not electrically connected to the die, but is recommended to be electrically
and thermally connected to VEE on the PC board.
1. In the differential configuration when the input termination pins (VTx, VTx) are connected to a common termination voltage or left open, and
if no signal is applied on CLK/CLK input, then the device will be susceptible to selfoscillation.
2. All VCC and GND pins must be externally connected to a power supply for proper operation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NBSG53ABAHTBG | IC CLOCK/DATA DIFF DIV/2 16FCBGA |
| NC7SP74L8X | IC FLIP FLOP ULP D 8-MICROPAK |
| NC7SZ175P6X_F40 | IC FLIP FLOP SGL UHS D SC70-6 |
| NC7SZ373P6 | IC LATCH UHS D 3-STATE SC70-6 |
| NC7SZ374L6X_F113 | IC FLIP FLOP UHS D 3ST 6MICROPAK |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NB7V52MMNTXG | 功能描述:觸發(fā)器 TSMCD FLIP-FLOP RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類(lèi)型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類(lèi)型:CMOS 輸出類(lèi)型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| NB7V585M | 制造商:ONSEMI 制造商全稱(chēng):ON Semiconductor 功能描述:1.8V / 2.5V Differential 2:1 Mux Input to 1:6 CML Clock/Data Fanout Buffer/Translator |
| NB7V585MMNG | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 TSMCFANOUT BFFR/XLTR RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類(lèi)型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| NB7V585MMNR4G | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 TSMCFANOUT BFFR/XLTR RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類(lèi)型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| NB7V586M | 制造商:ONSEMI 制造商全稱(chēng):ON Semiconductor 功能描述:1.8V Differential 2:1 Mux Input to 1.2V/1.8V 1:6 CML Clock/Data Fanout Buffer / Translator |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。