參數(shù)資料
型號(hào): MX7837KR+T
廠商: Maxim Integrated Products
文件頁(yè)數(shù): 9/12頁(yè)
文件大小: 0K
描述: IC DAC 12BIT DL MULT 24SOIC
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 1,000
設(shè)置時(shí)間: 4µs
位數(shù): 12
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 2
電壓電源: 雙 ±
功率耗散(最大): 941mW
工作溫度: 0°C ~ 70°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 24-SOIC(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 24-SOIC W
包裝: 帶卷 (TR)
輸出數(shù)目和類(lèi)型: 2 電壓,單極;2 電壓,雙極
采樣率(每秒): *
MX7837/MX7847
_______________Detailed Description
D/A Section
Figure 1 shows a simplified circuit diagram for one of
the DACs and the output amplifier. Using a segmented
scheme, the two MSBs of the 12-bit data word are
decoded to drive the three switches (A to C). The
remaining 10 bits drive the switches (S0 to S9) in a
standard R-2R ladder.
Each switch (A to C) directs 1/4 of the total reference
current, and the remaining current passes through the
R-2R section.
The output amplifier and feedback resistor convert cur-
rent to voltage as follows: VOUT_ = (-D)(VREF_), where D
is the fractional representation of the digital word. (D
can be set from 0 to 4095/4096.)
The output amplifier is capable of developing ±10V
across a 2k
load. It is internally compensated and
settles to 0.01% FSR (1/2LSB) in less than 4s. VOUT
on the MX7837 is not internally connected to RFB.
Interface Logic Information
(MX7847)
Figure 2 shows the MX7847 input control logic. The
device contains two independent DACs, each with its
own
CS input and a common WR input. CSA and WR
control data loading to the DAC A latch, and
CSB and
WR control data loading to the DAC B latch. The latch-
es are edge triggered so that input data is latched to
the respective latch on
WR's rising edge. The same
data will be latched to both DACs if
CSA and CSB are
low and
WR is taken high. Table 1 shows the device
control-logic truth table, and Figure 3 shows the write-
cycle timing diagram.
Table 1. MX7847 Truth Table
X = Don't Care
= Rising Edge Triggered
Interface Logic Information
(MX7837)
The MX7837 input loading structure is configured for
interfacing with 8-bit-wide data-bus microprocessors.
Each DAC has two 12-bit latches: an input latch, and a
DAC latch. Each input latch is subdivided into a least-
significant 8-bit latch and a most-significant 4-bit latch.
The data held in the DAC latches determines the out-
puts. Figure 4 shows the MX7837 input control logic,
and Figure 5 shows the write-cycle timing diagram.
Complete, Dual, 12-Bit
Multiplying DACs
6
_______________________________________________________________________________________
2R
CB
A
S9
S8
S0
VREF
RR
R
R/2
VOUT
AGND
SHOWN FOR ALL 1s ON DAC
DAC A LATCH
DAC B LATCH
CSA
WR
CSB
Figure 1. D/A Simplified Circuit Diagram
t3
t1
t2
t5
t4
VALID DATA
WR
CSA, CSB
DATA
Figure 2. MX7847 Input Control Logic
Figure 3. MX7847 Write-Cycle Timing Diagram
CSA
CSB
WR
Function
X
1
No Data Transfer
1
X
No Data Transfer
0
1
Data Latched to DAC A
1
0
Data Latched to DAC B
0
Data Latched to Both DACs
1
0
Data Latched to DAC A
1
0
Data Latched to DAC B
0
Data Latched to Both DACs
相關(guān)PDF資料
PDF描述
VE-26V-IV-F4 CONVERTER MOD DC/DC 5.8V 150W
VI-25M-CU-F2 CONVERTER MOD DC/DC 10V 200W
VE-26V-IV-F2 CONVERTER MOD DC/DC 5.8V 150W
VE-26V-IV-F1 CONVERTER MOD DC/DC 5.8V 150W
VE-26T-IV-F4 CONVERTER MOD DC/DC 6.5V 150W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MX7837SQ 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類(lèi)型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
MX7837SQ/883B 制造商:Maxim Integrated Products 功能描述:- Bulk
MX7837TQ 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類(lèi)型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
MX7837TQ/883B 制造商:Maxim Integrated Products 功能描述:- Bulk
MX7839 制造商:MAXIM 制造商全稱(chēng):Maxim Integrated Products 功能描述:Octal, 13-Bit Voltage-Output DAC with Parallel Interface