- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369933 > MTD2955V (MOTOROLA INC) TMOS POWER FET 12 AMPERES 60 VOLTS RDS(on) = 0.230 OHM PDF資料下載
參數(shù)資料
| 型號(hào)： | MTD2955V |
| 廠商： | MOTOROLA INC |
| 元件分類： | JFETs |
| 英文描述： | TMOS POWER FET 12 AMPERES 60 VOLTS RDS(on) = 0.230 OHM |
| 中文描述： | 12 A, 60 V, 0.23 ohm, P-CHANNEL, Si, POWER, MOSFET |
| 封裝： | DPAK-3 |
| 文件頁(yè)數(shù)： | 4/10頁(yè) |
| 文件大小： | 148K |
| 代理商： | MTD2955V |
4
Motorola TMOS Power MOSFET Transistor Device Data
Switching behavior is most easily modeled and predicted
by recognizing that the power MOSFET is charge controlled.
The lengths of various switching intervals (
t) are deter-
mined by how fast the FET input capacitance can be charged
by current from the generator.
The published capacitance data is difficult to use for calculat-
ing rise and fall because drain–gate capacitance varies
greatly with applied voltage. Accordingly, gate charge data is
used. In most cases, a satisfactory estimate of average input
current (IG(AV)) can be made from a rudimentary analysis of
the drive circuit so that
t = Q/IG(AV)
During the rise and fall time interval when switching a resis-
tive load, VGS remains virtually constant at a level known as
the plateau voltage, VSGP. Therefore, rise and fall times may
be approximated by the following:
tr = Q2 x RG/(VGG – VGSP)
tf = Q2 x RG/VGSP
where
VGG = the gate drive voltage, which varies from zero to VGG
RG = the gate drive resistance
and Q2 and VGSP are read from the gate charge curve.
During the turn–on and turn–off delay times, gate current is
not constant. The simplest calculation uses appropriate val-
ues from the capacitance curves in a standard equation for
voltage change in an RC network. The equations are:
td(on) = RG Ciss In [VGG/(VGG – VGSP)]
td(off) = RG Ciss In (VGG/VGSP)
The capacitance (Ciss) is read from the capacitance curve at
a voltage corresponding to the off–state condition when cal-
culating td(on) and is read at a voltage corresponding to the
on–state when calculating td(off).
At high switching speeds, parasitic circuit elements com-
plicate the analysis. The inductance of the MOSFET source
lead, inside the package and in the circuit wiring which is
common to both the drain and gate current paths, produces a
voltage at the source which reduces the gate drive current.
The voltage is determined by Ldi/dt, but since di/dt is a func-
tion of drain current, the mathematical solution is complex.
The MOSFET output capacitance also complicates the
mathematics. And finally, MOSFETs have finite internal gate
resistance which effectively adds to the resistance of the
driving source, but the internal resistance is difficult to mea-
sure and, consequently, is not specified.
The resistive switching time variation versus gate resis-
tance (Figure 9) shows how typical switching performance is
affected by the parasitic circuit elements. If the parasitics
were not present, the slope of the curves would maintain a
value of unity regardless of the switching speed. The circuit
used to obtain the data is constructed to minimize common
inductance in the drain and gate circuit loops and is believed
readily achievable with board mounted components. Most
power electronic loads are inductive; the data in the figure is
taken with a resistive load, which approximates an optimally
snubbed inductive load. Power MOSFETs may be safely op-
erated into an inductive load; however, snubbing reduces
switching losses.
Figure 7. Capacitance Variation
10
0
10
15
25
GATE–TO–SOURCE OR DRAIN–TO–SOURCE VOLTAGE (VOLTS)
C
VGS
VDS
TJ = 25
°
C
VDS = 0 V
VGS = 0 V
1200
1000
800
600
400
200
0
20
Ciss
Coss
Crss
5
5
Ciss
Crss
1600
1800
1400
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MTD2955V | P-Channel Enhancement Mode Field Effect Transistor |
| MTD2N50 | POWER FIELD EFFECT TRANSISTOR N-CHANNEL ENHANCEMENT-MODE SILICON GATE DPAK FOR SURFACE MOUNT OR INSERTION MOUNT |
| MTD6N20E | TMOS POWER FET 6.0 AMPERES 200 VOLTS RDS(on) = 0.7 OHM |
| MTD6P10E | TMOS POWER FET 6.0 AMPERES 100 VOLTS RDS(on) = 0.66 OHM |
| MTM55N10 | N-CHANNEL ENHANCEMENT-MODE SILICON GATE TMOS POWER FIELD EFFECT TRANSISTOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MTD2955V1 | 制造商:ON Semiconductor 功能描述:Trans MOSFET P-CH 60V 12A 3-Pin(3+Tab) IPAK Rail |
| MTD2955V-1 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Power MOSFET 12A, 60V P-Channel DPAK |
| MTD2955V-1G | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Power MOSFET 12A, 60V P-Channel DPAK |
| MTD2955VG | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Power MOSFET 12A, 60V P-Channel DPAK |
| MTD2955VT4 | 功能描述:MOSFET P-CH 60V 12A DPAK RoHS:否 類別:分離式半導(dǎo)體產(chǎn)品 >> FET - 單 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:MESH OVERLAY™ FET 型:MOSFET N 通道，金屬氧化物 FET 特點(diǎn):邏輯電平門 漏極至源極電壓(Vdss):200V 電流 - 連續(xù)漏極(Id) @ 25° C:18A 開態(tài)Rds（最大）@ Id, Vgs @ 25° C:180 毫歐 @ 9A，10V Id 時(shí)的 Vgs(th)（最大）:4V @ 250µA 閘電荷(Qg) @ Vgs:72nC @ 10V 輸入電容 (Ciss) @ Vds:1560pF @ 25V 功率 - 最大:40W 安裝類型:通孔 封裝/外殼:TO-220-3 整包 供應(yīng)商設(shè)備封裝:TO-220FP 包裝:管件 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。