- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383645 > MT9092 (Mitel Networks Corporation) ISO2-CMOS ST-BUS⑩ FAMILY Digital Telephone with HDLC (HPhone-II) PDF資料下載
參數(shù)資料
| 型號(hào)： | MT9092 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | ISO2-CMOS ST-BUS⑩ FAMILY Digital Telephone with HDLC (HPhone-II) |
| 中文描述： | ISO2 -意法半導(dǎo)體的CMOS總線⑩家庭數(shù)字與HDLC的電話（HPhone -Ⅱ） |
| 文件頁數(shù)： | 23/42頁 |
| 文件大?。?/td> | 482K |
| 代理商： | MT9092 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
MT9092
7-25
ADDRESS = 08h and 09h are RESERVED
Note: Bits marked "-" are reserved bits and should be written with logic "0".
This register indicates the source of an interrupt. It is used in conjunction with the Interrupt Enable Register to generate an interrupt. The
register is reset by the microprocessor read, which also resets the IRQ output. All interrupts are generated by a transition. That is, the
register informs the user that an interrupt did occur but may not presently be valid. To determine if the interrupt is presently valid the
Status Register should be polled. Due to the asynchronous nature of the interrupts, an interrupt occurring during a read of this register
will be saved until the read is over, unless it is an interrupt that has already been set.
GA
EOPD
Indicates a go-ahead pattern (011111110) was detected by the HDLC receiver.
This bit is set when an end of a packet (EOP) byte is written into the RX FIFO by the HDLC receiver. This can be in the
form of a flag, an abort sequence, or an invalid packet.
This bit is set when the transmitter has finished sending the closing flag of a packet or after a packet has been aborted .
This bit is set when the byte about to be read from the Rx FIFO is the last byte of the packet. It is also set if the Rx FIFO
is read and there is no data in it.
Tx FIFO low indication. Indicates that a transition from 5 to 4 bytes in the Tx FIFO was detected. If Fltx is set then this will
be 15 to 14 bytes.
When Intsel bit of Control Register 2 is low this bit (FA) is set when a frame abort is received during packet reception. It
must be received after a minimum number of bits have been received (26) otherwise it is ignored (see HDLC FRAME
STRUCTURE). When Intsel is high this bit is set for a Tx FIFO underrun indication. Indicates that a read by the
transmitter was attempted on an empty Tx FIFO without an EOP or FA tagged byte.
Indicates that a transition from 14 to 15 bytes in the FIFO was detected. If Flrx is set then this will be 4 to 5 bytes.
Indicates that the Rx FIFO overflowed (i.e. an attempt to write to a full RX FIFO). The HDLC will always disable the
receiver once the receive overflow has been detected. The receiver will be re-enabled upon detection of the next flag, but
TEOP
EOPR
TxFL
FA:TxUnder
RxFf
RxOvfl
HDLC Interrupt Status Register
ADDRESS = 07h READ
Power Reset Value
0000 0000
7
6
5
4
3
2
1
0
GA
EOPD
TEOP EOPR
RxFf
Rx
Ovfl
TxFL
FA/Tx
Under
Receive Gain
Setting (dB)
RxFG
2
RxFG
1
RxFG
0
Transmit Gain
Setting (dB)
TxFG
2
TxFG
1
TxFG
0
(default)
0
-1
-2
-3
-4
-5
-6
-7
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
(default) 0
1
2
3
4
5
6
7
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
FCODEC Gain Control Register 1
ADDRESS = 0Ah WRITE/READ VERIFY
Power Reset Value
X000 X000
7
6
5
4
3
2
1
0
-
RxFG
2
RxFG
1
RxFG
0
TxFG
2
TxFG
1
TxFG
0
-
RxFG
n
= Receive Filter Gain n
TxFG
n
= Transmit Filter Gain n
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9094 | Digital Telephone (DPhone-II)(數(shù)字電話) |
| MT9122 | Dual Voice Echo Canceller with Tone Detection(雙話音回聲消除器（帶音調(diào)檢測(cè)功能）) |
| MT9122AE | CMOS Dual Voice Echo Canceller with Tone Detection |
| MT9122AP | CMOS Dual Voice Echo Canceller with Tone Detection |
| MT9123AE | CMOS Dual Voice Echo Canceller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT9092AP | 制造商:Microsemi Corporation 功能描述: |
| MT9092AP1 | 制造商:Zarlink Semiconductor Inc 功能描述:DGTL TEL 44PLCC - Rail/Tube 制造商:Zarlink Semiconductor Inc 功能描述:PB FREE H-PHONE-PLUS PLCC |
| MT9092APR | 制造商:Microsemi Corporation 功能描述:DGTL TEL 44PLCC - Tape and Reel |
| MT9092APR1 | 制造商:Microsemi Corporation 功能描述:DGTL TEL 44PLCC - Tape and Reel 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL TELEPHONE CIRCUIT 44PLCC 制造商:Microsemi Corporation 功能描述:IC DGTL TELEPHONE CIRCUIT 44PLCC |
| MT9094 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:ISO2-CMOS ST-BUS⑩ FAMILY Digital Telephone (DPhone-II) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。