- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383644 > MT90220 (Mitel Networks Corporation) Octal IMA/UNI PHY Device(八端口 IMA/UNI 物理層設(shè)備（八端口ATM IMA和UNI處理器）) PDF資料下載
參數(shù)資料
| 型號(hào)： | MT90220 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Octal IMA/UNI PHY Device(八端口 IMA/UNI 物理層設(shè)備（八端口ATM IMA和UNI處理器）) |
| 中文描述： | 八路IMA的/單向物理層設(shè)備（八端口IMA的/單向物理層設(shè)備（八端口自動(dòng)柜員機(jī)IMA的和單向處理器）） |
| 文件頁數(shù)： | 12/118頁 |
| 文件大小： | 310K |
| 代理商： | MT90220 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁
MT90220
4
Pin Description
Pin #
Name
I/O
Description
ATM Input Port Signals (UTOPIA Transmit Interface)
22, 23, 24,
25, 26, 27,
28, 29
TxData
[7:0]
I
UTOPIA Transmit Data Bus.
Byte-wide data driven from ATM LAYER device to
MT90220. Bit 7 is the MSB. All arriving data between the last byte of the previous
cell and the first byte of the following cell (indicated by the SOC signal) is ignored.
21
TxSOC
I
UTOPIA Transmit Start of Cell Signal.
Active HIGH signal asserted by the ATM
LAYER device when TxData[7:0] contains the first valid byte of the cell. After this
signal is high, the following 52 bytes should contain valid data. The MT90220 waits
for another TxSOC signal after reading a complete cell.
32
TxClk
I
UTOPIA Transmit Clock.
Transfer clock from the ATM Layer device to the
MT90220 which synchronizes data transfers on TxData[7:0]. This signal is the
clock of the incoming data. Data is sampled on the rising edge of this signal.
30
TxEnb
I
UTOPIA Transmit Data Enable.
Active LOW signal asserted by the ATM LAYER
device during cycles when TxData contains valid cell data.
20
TxClav
O
UTOPIA Transmit Cell Available Indication Signal.
For cell-level flow control in a
MPHY environment, TxClav is an active high tri-stateable signal from the MT90220
to the ATM LAYER device. A polled MT90220 drives TxClav only during each cycle
following one with its address on the TxAddr lines. The polled MT90220 asserts
TxClav high to indicate it can accept the transfer of a complete cell, otherwise it de-
asserts the signal.
34, 35, 36,
37, 38
TxAddr
[4:0]
I
Transmit Address
.Five bit wide true data driven from the ATM to the PHY layer to
poll and select the appropriate MT90220. TxAddr[4] is the MSB. Each MT90220
keeps its addresses. The value for the Tx and Rx portions of the MT90220 can be
different
ATM Output Port Signals (UTOPIA Receive Interface) (see Note 1)
205, 206,
207, 2, 3,
4, 5, 6
RxData
[7:0]
O
UTOPIA Receive Data Bus.
Byte-wide data driven from MT90220 to ATM layer
device. RxData[7] is the MSB. To support multiple PHY configurations, RxData is
tri-stateable, enabled only in cycles following those with RxEnb asserted.
202
RxSOC
O
UTOPIA Receive Start of Cell Signal.
Active high asserted by the MT90220 when
RxData contains the first valid byte of a cell. To support multiple PHY
configurations, RxSOC is tri-stateable, enabled only in cycles following those with
RxEnb asserted.
15
RxClk
I
UTOPIA Receive Byte Clock
.
This signal is the clock of the outgoing data. Data
changes after the rising edge of this signal. The RxClk needs to be synchronized
with the system clock.
17
RxEnb
I
UTOPIA Receive Data Enable.
Active LOW signal asserted by the ATM layer
device to indicate that RxData[7:0] and RxSOC will be sampled at the end of the
next cycle. In multiple PHY configurations, RxEnb* is used to tri-state RxData and
RxSOC MT90220 outputs. In that case, RxData and RxSOC would be enabled only
in cycles following those with RxEnb asserted.
203
RxClav
O
UTOPIA Receive Cell Available Indication Signal.
For cell-level flow control in a
MPHY environment, RxClav is an active high tri-stateable signal from the MT90220
to ATM LAYER device. A polled MT90220 drives RxClav only during each cycle
following one with its address on the TxAddr lines. The polled MT90220 asserts
RxClav high to indicate it has a complete cell available for transfer to the ATM Layer
device, otherwise it de-asserts the signal.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90221 | Quad IMA/UNI PHY Device(四端口 IMA/UNI 物理層設(shè)備（四端口ATM IMA和UNI處理器）) |
| MT90401 | SONET/SDH System Synchronizer(SONET/SDH 系統(tǒng)同步裝置（由一個(gè)數(shù)字鎖相環(huán)組成）) |
| MT9040 | T1/E1 Synchronizer(T1/E1 系統(tǒng)同步裝置（由一個(gè)數(shù)字鎖相環(huán)組成）) |
| MT9041A | () |
| MT9041B | T1/E1 System Synchronizer(T1/E1系統(tǒng)同步裝置（由一個(gè)數(shù)字鎖相環(huán)組成）) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90220AL | 制造商:Zarlink Semiconductor Inc 功能描述:I.C. |
| MT90220ALX01 | 制造商:Mitel Networks Corporation 功能描述: |
| MT90221 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Quad IMA/UNI PHY Device |
| MT90221AL | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Quad IMA/UNI PHY Device |
| MT90222 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:4/8/16 Port IMA/TC PHY Device |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。