- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384755 > MT46V64M8TG-8 (Micron Technology, Inc.) DOUBLE DATA RATE DDR SDRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | MT46V64M8TG-8 |
| 廠商： | Micron Technology, Inc. |
| 英文描述： | DOUBLE DATA RATE DDR SDRAM |
| 中文描述： | 雙倍數(shù)據(jù)速率的DDR SDRAM內(nèi)存 |
| 文件頁數(shù)： | 47/68頁 |
| 文件大小： | 2555K |
| 代理商： | MT46V64M8TG-8 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當(dāng)前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
47
512Mb: x4, x8, x16 DDR SDRAM
512Mx4x8x16DDR_B.p65
–
Rev. B; Pub 4/01
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2001, Micron Technology, Inc.
512Mb: x4, x8, x16
DDR SDRAM
ADVANCE
CAPACITANCE (x16)
(Note: 13; notes appear on pages 50
–
53)
PARAMETER
Delta Input/Output Capacitance: DQ0-DQ7, LDQS, LDM
Delta Input/Output Capacitance: DQ8-DQ15, UDQS, UDM
Delta Input Capacitance: Command and Address
Delta Input Capacitance: CK, CK#
Input/Output Capacitance: DQs, LDQS, UDQS, LDM, UDM
Input Capacitance: Command and Address
Input Capacitance: CK, CK#
Input Capacitance: CKE
SYMBOL
DC
IOL
DC
IOU
DC
I
1
DC
I
2
C
IO
C
I
1
C
I
2
C
I
3
MIN
–
–
–
–
4.0
2.0
2.0
2.0
MAX
0.50
0.50
0.50
0.25
5.0
3.0
3.0
3.0
UNITS
pF
pF
pF
pF
pF
pF
pF
pF
NOTES
24
24
29
29
I
DD
SPECIFICATIONS AND CONDITIONS (x16)
(Notes: 1
–
5, 10, 12, 14; notes appear on pages 50
–
53) (0
°
C
≤
T
A
≤
+70
°
C; V
DD
Q = +2.5V ±0.2V, V
DD
= +2.5V ±0.2V)
PARAMETER/CONDITION
OPERATING CURRENT: One bank; Active-Precharge;
t
RC =
t
RC
(MIN)
;
t
CK =
t
CK
(MIN)
; DQ, DM, and DQS inputs changing once per clock cyle;
Address and control inputs changing once every two clock cycles;
OPERATING CURRENT: One bank; Active-Read-Precharge; Burst = 2;
t
RC =
t
RC(MIN);
t
CK =
t
CK(MIN); I
OUT
= 0mA; Address and control inputs
changing once per clock cycle
PRECHARGE POWER-DOWN STANDBY CURRENT: All banks idle;
Power-down mode;
t
CK =
t
CK(MIN); CKE = LOW;
IDLE STANDBY CURRENT: CS# = HIGH; All banks idle;
t
CK =
t
CK
(MIN)
;
CKE = HIGH; Address and other control inputs changing once per clock cycle.
V
IN
=
V
REF
for DQ, DQS, and DM
ACTIVE POWER-DOWN STANDBY CURRENT: One bank active;
Power-down mode;
t
CK =
t
CK(MIN); CKE = LOW
ACTIVE STANDBY CURRENT: CS# = HIGH; CKE = HIGH; One bank;
Active-Precharge;
t
RC =
t
RAS(MAX);
t
CK =
t
CK(MIN); DQ, DM, and DQS
inputs changing twice per clock cycle; Address and other control inputs
changing once per clock cycle
OPERATING CURRENT: Burst = 2; Reads; Continuous burst; One bank
active; Address and control inputs changing once per clock cycle;
t
CK =
t
CK(MIN); I
OUT
= 0mA
OPERATING CURRENT: Burst = 2; Writes; Continuous burst; One bank
active; Address and control inputs changing once per clock cycle;
t
CK =
t
CK(MIN); DQ, DM, and DQS inputs changing twice per clock cycle
AUTO REFRESH CURRENT
SYMBOL
-75/-75Z
I
DD
0
-8
UNITS NOTES
mA
TBD
TBD
22, 48
I
DD
1
TBD
TBD
mA
22, 48
I
DD
2P
3
3
mA
23, 32
50
51
I
DD
2F
40
35
mA
I
DD
3P
3
3
mA
23, 32
50
22
I
DD
3N
35
30
mA
I
DD
4R
TBD
TBD
mA
22, 48
I
DD
4W
TBD
TBD
mA
22
t
RC =
7.8125μs
t
RC =
7.8125μs
Standard
Low power (L)
I
DD
5
I
DD
5
I
DD
6
I
DD
7
I
DD
7
6
6
6
6
mA
mA
mA
mA
mA
27,50
27,50
11
11
22, 49
SELF REFRESH CURRENT: CKE
≤
0.2V
TBD
TBD
TBD
TBD
TBD
TBD
OPERATING CURRENT: Four bank interleaving READs (BL=4) with
auto precharge with ,
t
RC =
t
RC
(MIN)
;
t
CK =
t
RC
(MIN)
; Address and
control inputs change only during Active READ, or WRITE commands.
MAX
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT46V64M8TG-8L | DOUBLE DATA RATE DDR SDRAM |
| MT48LC16M8A2 | SYNCHRONOUS DRAM |
| MT48LC2M32B2 | SYNCHRONOUS DRAM |
| MT48LC32M8A2 | SYNCHRONOUS DRAM |
| MT48LC16M16A2 | SYNCHRONOUS DRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT46V64M8TG-8L | 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM |
| MT46V8M16 | 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。