
SERIAL PRESENCE DETECT
MR16R0824(6/8/C/G)BN1
RAMBUS MODULE
- 2 -
Version 1.1 Oct. 2000
Contents ;
Byte #
(Dec)
Described Function
Option
Field
Width
Units
Supported Function
K8
K7
SPD Revision 1.0
256 Bytes
Direct RDRAM
RIMM Module
9 bits, 6 bits
32s banks
32 Refresh Bank Sets
32ms
Protocol Version 1
DQS=1.5
,
no -LP, S28, S3
8cycles
8cycles
20cycles
20cycles
10cycles
8cycles
8cycles
8cycles
8cycles
8cycles
2.50ns
2.80ns
3.83ns
3.83ns
5t
CYCLE
~ 9t
CYCLE
~ 9t
CYCLE
Hex Value
K7
02h
08h
01h
01h
96h
C5h
05h
20h
02h
05h
08h
14h
08h
08h
08h
15h
1Eh
Note
G6
K8
G6
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
SPD Revision Level
Total Number of Bytes in the SPD
Device Type
Module Type
Row Address Bits[3:0], Column Address Bits[3:0]
Bank Address Bits and Type
Refresh Bank Bits
Refresh Period(=t
REF
)
Protocol Version
Misc. Device Configuration Field
Minimum Precharge to RAS time(=t
RP-R,Min
)
Minimum RAS to Precharge time(=t
RAS-R
,
Min
)
Minimum RAS to CAS time(=t
RCD-R,Min
)
Minimum RAS to RAS time(=t
RR-R,Min
)
Minimum Precharge to Precharge time(=t
PP-R,Min
)
Min t
CYCLE
for Range A
Max t
CYCLE
for Range A
8
8
8
8
LUT
LUT
LUT
LUT
bits
LUT
bits
ms
LUT
n/a
1/f
RAS
1/f
RAS
1/f
RAS
1/f
RAS
1/f
RAS
128ps
128ps
1
1
1
1
4,4
8
3
8
8
8
5
6
5
5
5
8
8
1
1
3
8cycles
20cycles
8cycles
8cycles
8cycles
3.33ns
3.83ns
5t
CYCLE
~ 9t
CYCLE
08h
14h
0Ah
08h
08h
13h
1Eh
08h
14h
08h
08h
08h
1Ah
1Eh
17
t
CDLY
Range for Range A
8
t
CYCLE
5t
CYCLE
59h
59h
59h
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
t
CLS
and t
CAS
Range for Range A
Min t
CYCLE
for Range B
Max t
CYCLE
for Range B
t
CDLY
Range for Range B
t
CLS
and t
CAS
Range for Range B
Min t
CYCLE
for Range C
Max t
CYCLE
for Range C
t
CDLY
Range for Range C
t
CLS
and t
CAS
Range for Range C
Min t
CYCLE
for Range D
Max t
CYCLE
for Range D
t
CDLY
Range for Range D
t
CLS
and t
CAS
Range for Range D
Power Down Exit Max.time, Phase A(=t
PDNXA,Max
)
Power Down Exit Max.time, Phase B(=t
PDNXB,Max
)
Nap Exit Max.time, Phase A(=t
NAPXA,Max
)
Nap Exit Max.time, Phase B(=t
NAPXB,Max
)
f
IMIN
[11:8]
f
IMAX
[11:8]
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
t
CYCLE
128ps
128ps
t
CYCLE
t
CYCLE
128ps
128ps
t
CYCLE
t
CYCLE
128ps
128ps
t
CYCLE
t
CYCLE
us
64t
CYCLE
ns
ns
2t
CYCLE
for t
CLS
& t
CAS
RFU
RFU
RFU
RFU
RFU
RFU
RFU
RFU
RFU
RFU
RFU
RFU
4us
9000t
CYCLE
50ns
40ns
AAh
00h
00h
00h
00h
00h
00h
00h
00h
00h
00h
00h
00h
04h
8Dh
32h
28h
2
2
2
2
2
2
2
2
2
2
2
2
35
4
4
MHz
261MHz
400MHz
261MHz
357MHz
261MHz
300MHz
11h
11h
11h
36
37
38
f
IMIN
[7:0]
f
IMAX
[7:0]
ODF mapping
8
8
-
MHz
MHz
-
261MHz
400MHz
261MHz
357MHz
-
261MHz
300MHz
05h
90h
05h
65h
00h
05h
2Ch
1
MR16R082C(G)BN1-CK8/CK7/CG6
Feature : Double Sided Module & 1,250 mil height
Composition : 8Mx16 *12(16)pcs
Used component type & part number
Normal Package (K4R271669B-NCK8/NCK7/NCG6)
Mirrored Package (K4R271669B-MCK8/MCK7/MCG6)
# of banks in component :32s banks (Doubled with Split Banks)
Refresh : 16K/32ms
MR16R0824(6/8)BN1-CK8/CK7/CG6
Feature : Single Sided Module & 1,250 mil height
Composition : 8Mx16 *4(6/8)pcs
Used component type & part number
Normal Package (K4R271669B-NCK8/NCK7/NCG6)
# of banks in component : 32s banks (Doubled with Split Banks)
Refresh : 16K/32ms
1
2