參數(shù)資料
型號： MPC9773AER2
廠商： IDT, Integrated Device Technology Inc
文件頁數(shù)： 21/21頁
文件大?。?/td> 0K
描述： IC PLL CLK GEN 1:12 3.3V 52-LQFP
標(biāo)準(zhǔn)包裝： 1,500
類型： PLL 時鐘發(fā)生器
PLL： 帶旁路
輸入： LVCMOS，LVPECL
輸出： LVCMOS
電路數(shù)： 1
比率 - 輸入:輸出： 3:12
差分 - 輸入:輸出： 是/無
頻率 - 最大： 242.5MHz
除法器/乘法器： 是/無
電源電壓： 3.135 V ~ 3.465 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 52-LQFP
供應(yīng)商設(shè)備封裝： 52-TQFP（10x10）
包裝： 帶卷 (TR)
MPC9773 REVISION 6 JANUARY 31, 2013
9
2013 Integrated Device Technology, Inc.
MPC9773 Data Sheet
3.3 V 1:12 LVCMOS PLL CLOCK GENERATOR
APPLICATIONS INFORMATION
MPC9773 Configurations
Configuring the MPC9773 amounts to properly configuring
the internal dividers to produce the desired output
frequencies. The output frequency can be represented by
this formula:
where fREF is the reference frequency of the selected input
clock source (CCLKO, CCLK1 or PCLK), M is the PLL
feedback divider and N is an output divider. The PLL
feedback divider is configured by the FSEL_FB[2:0] and the
output dividers are individually configured for each output
bank by the FSEL_A[1:0], FSEL_B[1:0] and FSEL_C[1:0]
inputs.
The reference frequency fREF and the selection of the
feedback-divider M is limited by the specified VCO frequency
range. fREF and M must be configured to match the VCO
frequency range of 200 to 480 MHz in order to achieve stable
PLL operation:
fVCO,MIN (fREF VCO_SEL M) fVCO,MAX
The PLL post-divider VCO_SEL is either a divide-by-one
or a divide-by-two and can be used to situate the VCO into
the specified frequency range. This divider is controlled by
the VCO_SEL pin. VCO_SEL effectively extends the usable
input frequency range while it has no effect on the output to
reference frequency ratio.
The output frequency for each bank can be derived from
the VCO frequency and output divider:
fQA[0:3] = fVCO (VCO_SEL NA)
fQB[0:3] = fVCO (VCO_SEL NB)
fQC[0:3] = fVCO (VCO_SEL NC)
Table 11 shows the various PLL feedback and output
dividers, and Figure 3 and Figure 4 display example
configurations for the MPC9773.
Figure 3. Example Configuration
Figure 4. Example Configuration
VCO_SEL
M
N
fREF
fOUT
fOUT = fREF M N
PLL
Table 11. MPC9773 Divider
Divider
Function
VCO_SEL
Values
M
PLL Feedback
FSEL_FB[0:3]
1
4, 6, 8, 10, 12, 16
2
8, 12, 16, 20, 24, 32, 40
NA
Bank A Output
Divider FSEL_A[0:1]
1
4, 6, 8, 12
2
8, 12, 16, 24
NB
Bank B Output
Divider FSEL_B[0:1]
1
4, 6, 8, 10
2
8, 12, 16, 20
NC
Bank C Output
Divider FSEL_C[0:1]
1
2, 4, 6, 8
2
4, 8, 12, 16
MPC9773
fREF = 33.3 MHz
33.3 MHz
100 MHz
33.3 MHz (Feedback)
200 MHz
CCLK0
VCO_SEL
FSEL_A[1:0]
FSEL_B[1:0]
FSEL_C[1:0]
FSEL_FB[2:0]
QA[3:0]
QB[3:0]
QC[3:0]
QFB
CCLK1
CCLK_SEL
FB_IN
1
11
00
101
MPC9773 example configuration (feedback of
QFB = 33.3 MHz, fVCO = 400 MHz, VCO_SEL = 1,
M = 12, NA = 12, NB = 4, NC = 2).
Frequency Range
Min
Max
Input
16.6 MHz
40 MHz
QA outputs
16.6 MHz
40 MHz
QB outputs
50 MHz
120 MHz
QC outputs
100 MHz
240 MHz
MPC9773
fREF = 25 MHz
62.5 MHz
25 MHz (Feedback)
125 MHz
CCLK0
VCO_SEL
FSEL_A[1:0]
FSEL_B[1:0]
FSEL_C[1:0]
FSEL_FB[2:0]
QA[3:0]
QB[3:0]
QC[3:0]
QFB
CCLK1
CCLK_SEL
FB_IN
1
00
011
MPC9773 example configuration (feedback of
QFB = 25 MHz, fVCO = 250 MHz, VCO_SEL = 1,
M = 10, NA = 4, NB = 4, NC = 2).
Frequency Range
Min
Max
Input
20 MHz
48 MHz
QA outputs
50 MHz
120 MHz
QB outputs
50 MHz
120 MHz
QC outputs
100 MHz
240 MHz
相關(guān)PDF資料
PDF描述
VE-B4D-MY-F2 CONVERTER MOD DC/DC 85V 50W
VE-B4D-MY-F1 CONVERTER MOD DC/DC 85V 50W
MS27473T24F2S CONN PLUG 100POS STRAIGHT W/SCKT
VE-BNL-MV-F1 CONVERTER MOD DC/DC 28V 150W
VE-BNK-MV-F4 CONVERTER MOD DC/DC 40V 150W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC9773FA 功能描述:鎖相環(huán) - PLL 3.3V 240MHz Clock Generator RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
MPC9773FAR2 制造商:Integrated Device Technology Inc 功能描述:PLL Clock Driver Single 52-Pin LQFP T/R 制造商:Integrated Device Technology Inc 功能描述:MPC9773FAR2 - Tape and Reel
MPC9774 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:3.3V / 2,5V 1:14 LVCMOS PLL CLOCK GENERATOR
MPC9774AE 功能描述:時鐘發(fā)生器及支持產(chǎn)品 3.3V 125MHz Clock Generator RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
MPC9774AER2 功能描述:IC PLL CLK GEN 1:14 3.3V 52-LQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*