參數(shù)資料
型號: MPC9772AER2
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 12/17頁
文件大小: 0K
描述: IC PLL CLK GEN 1:12 3.3V 52-LQFP
標準包裝: 1,500
類型: PLL 時鐘發(fā)生器
PLL: 帶旁路
輸入: LVCMOS,晶體
輸出: LVCMOS
電路數(shù): 1
比率 - 輸入:輸出: 3:12
差分 - 輸入:輸出: 無/無
頻率 - 最大: 240MHz
除法器/乘法器: 是/無
電源電壓: 3.135 V ~ 3.465 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 52-LQFP
供應(yīng)商設(shè)備封裝: 52-TQFP(10x10)
包裝: 帶卷 (TR)
4
2013 Integrated Device Technology, Inc.
MPC9772 Data Sheet
3.3V 1:12 LVCMOS PLL CLOCK GENERATOR
Table 2. Function Table (Configuration Controls)
Control
Default
0
1
REF_SEL
1
Selects CCLKx as the PLL reference clock
Selects the crystal oscillator as the PLL
reference clock
CCLK_SEL
1
Selects CCLK0
Selects CCLK1
VCO_SEL
1
Selects VCO
2. The VCO frequency is scaled by a factor of 2 (low VCO
frequency range).
Selects VCO
1. (high VCO frequency range)
PLL_EN
1
Test mode with the PLL bypassed. The reference clock is substituted for the
internal VCO output. MPC9772 is fully static and no minimum frequency
limit applies. All PLL related AC characteristics are not applicable.
Normal operation mode with PLL enabled.
INV_CLK
1
QC2 and QC3 are in phase with QC0 and QC1
QC2 and QC3 are inverted (180
phase shift)
with respect to QC0 and QC1
MR/OE
1
Outputs disabled (high-impedance state) and device is reset. During
reset/output disable the PLL feedback loop is open and the internal VCO
is tied to its lowest frequency. The MPC9772 requires reset after any loss
of PLL lock. Loss of PLL lock may occur when the external feedback path
is interrupted. The length of the reset pulse should be greater than one
reference clock cycle (CCLKx). The device is reset by the internal power-
on reset (POR) circuitry during power-up.
Outputs enabled (active)
VCO_SEL, FSEL_A[0:1], FSEL_B[0:1], FSEL_C[0:1], FSEL_FB[0:2] control the operating PLL frequency range and input/output frequency
ratios. See Table 3 to Table 6 and the Applications Information for supported frequency ranges and output to input frequency ratios.
Table 3. Output Divider Bank A (NA)
VCO_SEL
FSEL_A1
FSEL_A0
QA[0:3]
0
VCO
8
0
1
VCO
12
0
1
0
VCO
16
0
1
VCO
24
1
0
VCO
4
1
0
1
VCO
6
1
0
VCO
8
1
VCO
12
Table 4. Output Divider Bank B (NB)
VCO_SEL
FSEL_B1
FSEL_B0
QB[0:3]
0
VCO
8
0
1
VCO
12
0
1
0
VCO
16
0
1
VCO
20
1
0
VCO
4
1
0
1
VCO
6
1
0
VCO
8
1
VCO
10
Table 5. Output Divider Bank C (NC)
VCO_SEL
FSEL_C1
FSEL_C0
QC[0:3]
0
VCO
4
0
1
VCO
8
0
1
0
VCO
12
0
1
VCO
16
1
0
VCO
2
相關(guān)PDF資料
PDF描述
VI-J7J-MZ-F2 CONVERTER MOD DC/DC 36V 25W
VE-201-MY-F2 CONVERTER MOD DC/DC 12V 50W
IDT23S08E-5HDCI8 IC CLK MULT PLL HI DRV 16-SOIC
VI-J7J-MZ-F1 CONVERTER MOD DC/DC 36V 25W
IDT23S08E-5HDCGI8 IC CLK MULT PLL HI DRV 16-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC9772FA 功能描述:鎖相環(huán) - PLL 3.3V 240MHz Clock Generator RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
MPC9772FAR2 功能描述:時鐘發(fā)生器及支持產(chǎn)品 FSL 1-12 LVCMOS PLL Clock Generator, xta RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
MPC9773 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:3.3 V 1:12 LVCMOS PLL Clock Generator
MPC9773AE 功能描述:時鐘發(fā)生器及支持產(chǎn)品 FSL 1-12 LVCMOS/LVPE CL to LVCMOS PLL Clo RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
MPC9773AER2 功能描述:時鐘發(fā)生器及支持產(chǎn)品 FSL 1-12 LVCMOS/LVPE CL to LVCMOS PLL Clo RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56