參數(shù)資料
型號: MPC8540VTAQFB
廠商: Freescale Semiconductor
文件頁數(shù): 23/24頁
文件大?。?/td> 0K
描述: IC MPU 32BIT 1.0GHZ 783-FCPBGA
產(chǎn)品培訓模塊: MPC8544E PowerQUICC™ III
標準包裝: 36
系列: MPC85xx
處理器類型: 32-位 MPC85xx PowerQUICC III
速度: 1.0GHz
電壓: 1.3V
安裝類型: 表面貼裝
封裝/外殼: 784-BBGA,F(xiàn)CBGA
供應商設備封裝: 783-FCPBGA(29x29)
包裝: 托盤
配用: MPC8540ADS-BGA-ND - BOARD APPLICATION DEV 8540
CWH-PPC-8540N-VE-ND - KIT EVAL SYSTEM MPC8540
MPC8540 PowerQUICC III Integrated Host Processor Product Brief, Rev. 0.1
8
Freescale Semiconductor
MPC8540 Architecture Overview
NOTE
The SPE APU and SPFP APU functionality will be implemented in the MPC8540,
the MPC8560 and in their derivatives (that is, in all PowerQUICC III devices).
However, these instructions will not be supported in devices subsequent to
PowerQUICC III. Freescale Semiconductor strongly recommends that use of these
instructions be confined to libraries and device drivers. Customer software that
uses SPE or SPFP APU instructions at the assembly level or that uses SPE
intrinsics will require rewriting for upward compatibility with next-generation
PowerQUICC devices.
Freescale offers a lib_moto_e500 library that uses SPE and SPFP APU
instructions. Freescale will also provide future libraries to support next generation
PowerQUICC devices.
L1 cache structure
— 32-Kbyte, 32-byte line, eight-way set-associative instruction cache
— 32-Kbyte, 32-byte line, eight-way set-associative data cache
— 1.5-cycle cache array access, 3-cycle load-to-use latency
— Pseudo-LRU replacement algorithm
— Copy-back data cache
Dual-dispatch superscalar
Precise exception handling
Seven-stage pipeline control
Instruction unit
— Twelve-entry instruction queue
— Full hardware detection of interlocks
— Dispatch up to two instructions per cycle
— Dispatch serialization control
— Register dependency resolution and renaming
Branch unit (BU)
— Dynamic branch prediction
— Two-entry branch instruction queue (BIQ)
— Executes all branch and CR logical instruction
Completion unit
— As many as 14 instructions allowed in 14-entry completion queue
— In-order retirement of up to two instructions per cycle
— Completion and refetch serialization control
— Synchronization for all instruction flow changes—interrupts and mispredicted branches
Two simple execution units that perform the following:
— Single-cycle add and subtract
— Single-cycle shift and rotate
— Single-cycle logical operations
— Supports integer signal processing operations
相關PDF資料
PDF描述
IDT70V3319S133BC8 IC SRAM 4MBIT 133MHZ 256BGA
MPC8540PXAQFB IC MPU 32BIT 1.0GHZ 783-FCPBGA
IDT70V659S12BF8 IC SRAM 4MBIT 12NS 208FBGA
IDT70V659S12BC8 IC SRAM 4MBIT 12NS 256BGA
MPC8540PX833LB IC MPU 32BIT 833MHZ 783-FCPBGA
相關代理商/技術參數(shù)
參數(shù)描述
MPC8540VTAQFC 功能描述:微處理器 - MPU PQ 3 8540-DRACOM RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8541CPXAJD 功能描述:微處理器 - MPU PQ 37 LITE 8555 RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8541CVTAJD 功能描述:微處理器 - MPU PQ 37 LITE 8555 RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8541E PXAJD 制造商:FREESCALE-SEMI 功能描述:
MPC8541ECPXAJD 功能描述:微處理器 - MPU PQ 37 LITE 8555E RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324