- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45366 > MPC852TVR100 (FREESCALE SEMICONDUCTOR INC) 32-BIT, 100 MHz, RISC PROCESSOR, PBGA256 PDF資料下載
參數(shù)資料
| 型號： | MPC852TVR100 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 100 MHz, RISC PROCESSOR, PBGA256 |
| 封裝： | PLASTIC, BGA-256 |
| 文件頁數(shù)： | 3/80頁 |
| 文件大?。?/td> | 2070K |
| 代理商： | MPC852TVR100 |
第1頁第2頁當前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
MPC852T Hardware Specifications, Rev. 3.1
Freescale Semiconductor
11
Mandatory Reset Configurations
One consequence of multiple power supplies is that when power is initially applied, the voltage rails ramp up at
different rates. The rates depend on the nature of the power supply, the type of load on each power supply, and the
manner in which different voltages are derived. The following restrictions apply:
VDDL must not exceed VDDH during power-on reset or power down.
VDDL must not exceed 1.9 V, and VDDH must not exceed 3.465.
These cautions are necessary for the long-term reliability of the part. If they are violated, the electrostatic discharge
(ESD) protection diodes are forward-biased, and excessive current can flow through these diodes. If the system
power supply design does not control the voltage sequencing, the circuit shown in Figure 2 can be added to meet
these requirements. The MUR420 Schottky diodes control the maximum potential difference between the external
bus and core power supplies on power-on reset, and the 1N5820 diodes regulate the maximum potential difference
on power-down.
Figure 2. Example Voltage Sequencing Circuit
10 Mandatory Reset Configurations
The MPC852T requires a mandatory configuration during reset.
If hardware reset configuration word (HRCW) is enabled, by asserting the RSTCONF during HRESET assertion,
the HRCW[DBGC] value that is needed to be set to binary X1 in the hardware reset configuration word (HRCW)
and the SIUMCR[DBGC] should be programmed with the same value in the boot code after reset.
If hardware reset configuration word (HRCW) is disabled, by negating the RSTCONF during the HRESET
assertion, the SIUMCR[DBGC] should be programmed with binary X1 in the boot code after reset.
VDDH
VDDL
1N5820
MUR420
相關PDF資料 |
PDF描述 |
|---|---|
| MPC852TZT80 | 32-BIT, 80 MHz, RISC PROCESSOR, PBGA256 |
| MPC852TZT50 | 32-BIT, 50 MHz, RISC PROCESSOR, PBGA256 |
| MPC852TZT80 | 32-BIT, 80 MHz, RISC PROCESSOR, PBGA256 |
| MPC852TVR100 | 32-BIT, 100 MHz, RISC PROCESSOR, PBGA256 |
| MPC8533EVTALJB | 32-BIT, 667 MHz, RISC PROCESSOR, PBGA783 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MPC852TVR100A | 功能描述:微處理器 - MPU Ethernet 100 MHz RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC852TVR100A | 制造商:Freescale Semiconductor 功能描述:IC COMMUNICATIONS CONTROLLER CMOS BGA |
| MPC852TVR50 | 制造商:Freescale Semiconductor 功能描述: |
| MPC852TVR50A | 功能描述:微處理器 - MPU Ethernet 50 MHz RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC852TVR66 | 功能描述:IC MPU POWERQUICC 66MHZ 256-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:MPC8xx 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應商設備封裝:357-PBGA（25x25） 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復。