參數(shù)資料
型號: MPC826XACZUSPU
廠商: Motorola, Inc.
英文描述: MPC826xA (HiP4) Family Hardware Specifications
中文描述: MPC826xA(HiP4)家庭硬件規(guī)格
文件頁數(shù): 5/48頁
文件大?。?/td> 315K
代理商: MPC826XACZUSPU
MOTOROLA
MPC826xA (HiP4) Family Hardware Specifications
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
5
Features
— Interfaces to G2 core through on-chip 32-Kbyte dual-port RAM and DMA controller
— Serial DMA channels for receive and transmit on all serial channels
— Parallel I/O registers with open-drain and interrupt capability
— Virtual DMA functionality executing memory-to-memory and memory-to-I/O transfers
— Three fast communications controllers supporting the following protocols:
– 10/100-Mbit Ethernet/IEEE 802.3 CDMA/CS interface through media independent
interface (MII)
– ATM—Full-duplex SAR protocols at 155 Mbps, through UTOPIA interface, AAL5,
AAL1, AAL0 protocols, TM 4.0 CBR, VBR, UBR, ABR traf
fi
c types, up to 16 K external
connections
– Transparent
– HDLC—Up to T3 rates (clear channel)
— Two multichannel controllers (MCCs)
– Each MCC handles 128 serial, full-duplex, 64-Kbps data channels.Each MCC can be split
into four subgroups of 32 channels each.
– Almost any combination of subgroups can be multiplexed to single or multiple TDM
interfaces up to four TDM interfaces per MCC
— Four serial communications controllers (SCCs) identical to those on the MPC860, supporting
the digital portions of the following protocols:
– Ethernet/IEEE 802.3 CDMA/CS
– HDLC/SDLC and HDLC bus
– Universal asynchronous receiver transmitter (UART)
– Synchronous UART
– Binary synchronous (BISYNC) communications
– Transparent
— Two serial management controllers (SMCs), identical to those of the MPC860
– Provide management for BRI devices as general circuit interface (GCI) controllers in time-
division-multiplexed (TDM) channels
– Transparent
– UART (low-speed operation)
— One serial peripheral interface identical to the MPC860 SPI
— One inter-integrated circuit (I
C) controller (identical to the MPC860 I
– Microwire compatible
– Multiple-master, single-master, and slave modes
— Up to eight TDM interfaces
– Supports two groups of four TDM channels for a total of eight TDMs
– 2,048 bytes of SI RAM
– Bit or byte resolution
– Independent transmit and receive routing, frame synchronization
2
2
C controller)
相關(guān)PDF資料
PDF描述
MPC826XACZUSPUX MPC826xA (HiP4) Family Hardware Specifications
MPC826XACZUXXXX MPC826xA (HiP4) Family Hardware Specifications
MPC826XAZUBUS MPC826xA (HiP4) Family Hardware Specifications
MPC826XAZUBUSX MPC826xA (HiP4) Family Hardware Specifications
MPC826XAZUSPM MPC826xA (HiP4) Family Hardware Specifications
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC826XACZUSPUX 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MPC826xA (HiP4) Family Hardware Specifications
MPC826XACZUXXXX 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MPC826xA (HiP4) Family Hardware Specifications
MPC826XAVR 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Hardware Specifications
MPC826XAVV 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC II Integrated Communications Processor Hardware Specifications
MPC826XAZU 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Hardware Specifications