
vi
MPC8260 PowerQUICC II User’s Manual
MOTOROLA
CONTENTS
Paragraph
Number
Title
Page
Number
1.7.2
1.7.2.1
1.7.2.2
1.7.2.3
Bus Configurations.........................................................................................1-15
Basic System ..............................................................................................1-15
High-Performance Communication ...........................................................1-16
High-Performance System Microprocessor ...............................................1-17
Chapter 2
PowerPC Processor Core
2.1
2.2
2.2.1
2.2.2
2.2.3
2.2.4
2.2.4.1
2.2.4.2
2.2.4.3
2.2.5
2.2.6
2.2.6.1
2.2.6.2
2.3
2.3.1
2.3.1.1
2.3.1.2
2.3.1.2.1
2.3.1.2.2
2.3.1.2.3
2.3.1.2.4
2.3.2
2.3.2.1
2.3.2.2
2.3.2.3
2.4
2.4.1
2.4.2
2.4.2.1
2.4.2.2
2.4.2.3
2.4.2.3.1
2.4.2.3.2
2.5
Overview ..............................................................................................................2-1
PowerPC Processor Core Features ......................................................................2-3
Instruction Unit.................................................................................................2-5
Instruction Queue and Dispatch Unit...............................................................2-5
Branch Processing Unit (BPU).........................................................................2-6
Independent Execution Units ...........................................................................2-6
Integer Unit (IU)...........................................................................................2-6
Load/Store Unit (LSU).................................................................................2-7
System Register Unit (SRU) ........................................................................2-7
Completion Unit...............................................................................................2-7
Memory Subsystem Support ............................................................................2-8
Memory Management Units (MMUs) .........................................................2-8
Cache Units ..................................................................................................2-8
Programming Model.............................................................................................2-8
Register Set.......................................................................................................2-8
PowerPC Register Set ..................................................................................2-9
MPC8260-Specific Registers.....................................................................2-11
Hardware Implementation-Dependent Register 0 (HID0).....................2-11
Hardware Implementation-Dependent Register 1 (HID1).....................2-14
Hardware Implementation-Dependent Register 2 (HID2).....................2-15
Processor Version Register (PVR).........................................................2-16
PowerPC Instruction Set and Addressing Modes...........................................2-16
Calculating Effective Addresses ................................................................2-16
PowerPC Instruction Set ............................................................................2-16
MPC8260 Implementation-Specific Instruction Set ..................................2-18
Cache Implementation........................................................................................2-18
PowerPC Cache Model...................................................................................2-18
MPC8260 Implementation-Specific Cache Implementation..........................2-19
Data Cache .................................................................................................2-19
Instruction Cache........................................................................................2-21
Cache Locking............................................................................................2-21
Entire Cache Locking.............................................................................2-21
Way Locking..........................................................................................2-21
Exception Model.................................................................................................2-22