參數(shù)資料
型號(hào): MPC745CVT350LE
廠商: Freescale Semiconductor
文件頁(yè)數(shù): 37/56頁(yè)
文件大小: 0K
描述: MCU HIP4DP 350MHZ 255-PBGA
標(biāo)準(zhǔn)包裝: 60
系列: MPC7xx
處理器類(lèi)型: 32-位 MPC7xx PowerPC
速度: 350MHz
電壓: 2V
安裝類(lèi)型: 表面貼裝
封裝/外殼: 255-BBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 255-FCPBGA(21x21)
包裝: 托盤(pán)
MPC755 RISC Microprocessor Hardware Specifications, Rev. 8
42
Freescale Semiconductor
System Design Information
should be left unconnected by the system. If all parity generation is disabled through HID0, then all parity
checking should also be disabled through HID0, and all parity pins may be left unconnected by the system.
The L2 interface does not require pull-up resistors.
8.7
JTAG Configuration Signals
Boundary scan testing is enabled through the JTAG interface signals. The TRST signal is optional in the
IEEE 1149.1 specification, but is provided on all processors that implement the PowerPC architecture.
While it is possible to force the TAP controller to the reset state using only the TCK and TMS signals, more
reliable power-on reset performance will be obtained if the TRST signal is asserted during power-on reset.
Because the JTAG interface is also used for accessing the common on-chip processor (COP) function,
simply tying TRST to HRESET is not practical.
The COP function of these processors allows a remote computer system (typically, a PC with dedicated
hardware and debugging software) to access and control the internal operations of the processor. The COP
interface connects primarily through the JTAG port of the processor, with some additional status
monitoring signals. The COP port requires the ability to independently assert HRESET or TRST in order
to fully control the processor. If the target system has independent reset sources, such as voltage monitors,
watchdog timers, power supply failures, or push-button switches, then the COP reset signals must be
merged into these signals with logic.
The arrangement shown in Figure 24 allows the COP port to independently assert HRESET or TRST,
while ensuring that the target can drive HRESET as well. If the JTAG interface and COP header will not
be used, TRST should be tied to HRESET through a 0-
Ω isolation resistor so that it is asserted when the
system reset signal (HRESET) is asserted ensuring that the JTAG scan chain is initialized during power-on.
While Freescale recommends that the COP header be designed into the system as shown in Figure 24, if
this is not possible, the isolation resistor will allow future access to TRST in the case where a JTAG
interface may need to be wired onto the system in debug situations.
The COP header shown in Figure 24 adds many benefits—breakpoints, watchpoints, register and memory
examination/modification, and other standard debugger features are possible through this interface—and
can be as inexpensive as an unpopulated footprint for a header to be added when needed.
The COP interface has a standard header for connection to the target system, based on the 0.025"
square-post 0.100" centered header assembly (often called a Berg header). The connector typically has pin
14 removed as a connector key.
相關(guān)PDF資料
PDF描述
MPC745CPX350LE MCU HIP4DP 350MHZ 255-PBGA
MPC745BVT350LE IC MPU PPC 350MHZ 255-FCPBGA
FMM44DSEN-S243 CONN EDGECARD 88POS .156 EYELET
MC68302CRC16C IC MPU NETWORK 16MHZ 132-PQA
MPC8533EVTARJA MPU POWERQUICC 783-PBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC75 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Metal Plate Cement Resistors
MPC750 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:MPC750 RISC Microprocessor
MPC75-103J 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Metal Plate Cement Resistors
MPC75-103K 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Metal Plate Cement Resistors
MPC75201J 功能描述:厚膜電阻器 - 透孔 MPC7 200R 5% RoHS:否 制造商:Caddock 電阻:27 kOhms 容差:1 % 功率額定值:8 W 溫度系數(shù):50 PPM / C 系列:MS 端接類(lèi)型:Axial 電壓額定值:2 kV 工作溫度范圍:- 15 C to + 275 C 尺寸:8.89 mm Dia. x 23.11 mm L 封裝:Bulk